blob: 53f5a6996bd77a6c6a365e913806c58d43b78edc [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
HeungJun, Kimb4b54682012-01-16 21:13:05 +00002/*
3 * Copyright (C) 2011 Samsung Electronics
4 * Heungjun Kim <riverful.kim@samsung.com>
5 *
6 * Configuation settings for the SAMSUNG TRATS (EXYNOS4210) board.
HeungJun, Kimb4b54682012-01-16 21:13:05 +00007 */
8
Piotr Wilczek4efd33a2014-03-07 14:59:48 +01009#ifndef __CONFIG_TRATS_H
10#define __CONFIG_TRATS_H
HeungJun, Kimb4b54682012-01-16 21:13:05 +000011
Simon Glassbe165002014-10-07 22:01:44 -060012#include <configs/exynos4-common.h>
HeungJun, Kimb4b54682012-01-16 21:13:05 +000013
Łukasz Majewski9b2e0702012-08-07 05:42:14 +000014#ifndef CONFIG_SYS_L2CACHE_OFF
15#define CONFIG_SYS_L2_PL310
16#define CONFIG_SYS_PL310_BASE 0x10502000
17#endif
HeungJun, Kimb4b54682012-01-16 21:13:05 +000018
Piotr Wilczek4efd33a2014-03-07 14:59:48 +010019/* TRATS has 4 banks of DRAM */
HeungJun, Kimb4b54682012-01-16 21:13:05 +000020#define CONFIG_SYS_SDRAM_BASE 0x40000000
Piotr Wilczek4efd33a2014-03-07 14:59:48 +010021#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE
Piotr Wilczek4efd33a2014-03-07 14:59:48 +010022#define SDRAM_BANK_SIZE (256 << 20) /* 256 MB */
HeungJun, Kimb4b54682012-01-16 21:13:05 +000023
Lukasz Majewskif058f832012-12-11 11:09:48 +010024/* Tizen - partitions definitions */
25#define PARTS_CSA "csa-mmc"
Lukasz Majewskif058f832012-12-11 11:09:48 +010026#define PARTS_BOOT "boot"
Przemyslaw Marczak276e8d92014-02-28 18:53:36 +010027#define PARTS_QBOOT "qboot"
28#define PARTS_CSC "csc"
Lukasz Majewskif058f832012-12-11 11:09:48 +010029#define PARTS_ROOT "platform"
30#define PARTS_DATA "data"
Lukasz Majewskif058f832012-12-11 11:09:48 +010031#define PARTS_UMS "ums"
32
33#define PARTS_DEFAULT \
34 "uuid_disk=${uuid_gpt_disk};" \
Przemyslaw Marczak276e8d92014-02-28 18:53:36 +010035 "name="PARTS_CSA",start=5MiB,size=8MiB,uuid=${uuid_gpt_"PARTS_CSA"};" \
36 "name="PARTS_BOOT",size=60MiB,uuid=${uuid_gpt_"PARTS_BOOT"};" \
37 "name="PARTS_QBOOT",size=100MiB,uuid=${uuid_gpt_"PARTS_QBOOT"};" \
Lukasz Majewskif058f832012-12-11 11:09:48 +010038 "name="PARTS_CSC",size=150MiB,uuid=${uuid_gpt_"PARTS_CSC"};" \
Przemyslaw Marczak276e8d92014-02-28 18:53:36 +010039 "name="PARTS_ROOT",size=1536MiB,uuid=${uuid_gpt_"PARTS_ROOT"};" \
40 "name="PARTS_DATA",size=3000MiB,uuid=${uuid_gpt_"PARTS_DATA"};" \
Lukasz Majewskif058f832012-12-11 11:09:48 +010041 "name="PARTS_UMS",size=-,uuid=${uuid_gpt_"PARTS_UMS"}\0" \
42
Lukasz Majewski7b513c42012-08-06 14:41:11 +020043#define CONFIG_DFU_ALT \
Mateusz Zalega0ab80bf2014-04-28 21:13:25 +020044 "u-boot raw 0x80 0x400;" \
Łukasz Majewskib7afe212014-07-22 10:17:06 +020045 "/uImage ext4 0 2;" \
46 "/modem.bin ext4 0 2;" \
47 "/exynos4210-trats.dtb ext4 0 2;" \
Przemyslaw Marczak276e8d92014-02-28 18:53:36 +010048 ""PARTS_CSA" part 0 1;" \
Łukasz Majewski5cd4f742014-01-14 08:02:24 +010049 ""PARTS_BOOT" part 0 2;" \
Przemyslaw Marczak276e8d92014-02-28 18:53:36 +010050 ""PARTS_QBOOT" part 0 3;" \
51 ""PARTS_CSC" part 0 4;" \
Łukasz Majewski5cd4f742014-01-14 08:02:24 +010052 ""PARTS_ROOT" part 0 5;" \
53 ""PARTS_DATA" part 0 6;" \
Przemyslaw Marczakea60f022014-01-22 12:02:47 +010054 ""PARTS_UMS" part 0 7;" \
Łukasz Majewskicfbfc4d2015-04-01 12:34:29 +020055 "params.bin raw 0x38 0x8;" \
56 "/Image.itb ext4 0 2\0"
Lukasz Majewski7b513c42012-08-06 14:41:11 +020057
HeungJun, Kimb4b54682012-01-16 21:13:05 +000058#define CONFIG_EXTRA_ENV_SETTINGS \
59 "bootk=" \
Piotr Wilczek155f67d2014-01-22 15:54:37 +010060 "run loaduimage;" \
61 "if run loaddtb; then " \
62 "bootm 0x40007FC0 - ${fdtaddr};" \
63 "fi;" \
64 "bootm 0x40007FC0;\0" \
HeungJun, Kimb4b54682012-01-16 21:13:05 +000065 "updatebackup=" \
Jaehoon Chung92441af2014-04-30 09:09:15 +090066 "mmc dev 0 2; mmc write 0 0x42100000 0 0x200;" \
67 "mmc dev 0 0\0" \
HeungJun, Kimb4b54682012-01-16 21:13:05 +000068 "updatebootb=" \
69 "mmc read 0 0x42100000 0x80 0x200; run updatebackup\0" \
70 "lpj=lpj=3981312\0" \
71 "nfsboot=" \
Łukasz Majewski70154902013-01-02 06:06:02 +000072 "setenv bootargs root=/dev/nfs rw " \
HeungJun, Kimb4b54682012-01-16 21:13:05 +000073 "nfsroot=${nfsroot},nolock,tcp " \
74 "ip=${ipaddr}:${serverip}:${gatewayip}:" \
Tom Rini84afe7a2021-08-10 17:34:22 -040075 "${netmask}:generic:usb0:off ${console} ${meminfo}" \
HeungJun, Kimb4b54682012-01-16 21:13:05 +000076 "; run bootk\0" \
77 "ramfsboot=" \
Łukasz Majewski70154902013-01-02 06:06:02 +000078 "setenv bootargs root=/dev/ram0 rw rootfstype=ext2 " \
HeungJun, Kimb4b54682012-01-16 21:13:05 +000079 "${console} ${meminfo} " \
80 "initrd=0x43000000,8M ramdisk=8192\0" \
81 "mmcboot=" \
Łukasz Majewski70154902013-01-02 06:06:02 +000082 "setenv bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
HeungJun, Kimb4b54682012-01-16 21:13:05 +000083 "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo}; " \
Piotr Wilczek155f67d2014-01-22 15:54:37 +010084 "run bootk\0" \
Łukasz Majewski70154902013-01-02 06:06:02 +000085 "bootchart=setenv opts init=/sbin/bootchartd; run bootcmd\0" \
HeungJun, Kimb4b54682012-01-16 21:13:05 +000086 "boottrace=setenv opts initcall_debug; run bootcmd\0" \
87 "mmcoops=mmc read 0 0x40000000 0x40 8; md 0x40000000 0x400\0" \
88 "verify=n\0" \
89 "rootfstype=ext4\0" \
Andre Heider698793b2020-09-17 08:52:01 +020090 "console=console=ttySAC2,115200n8\0" \
HeungJun, Kimb4b54682012-01-16 21:13:05 +000091 "meminfo=crashkernel=32M@0x50000000\0" \
92 "nfsroot=/nfsroot/arm\0" \
Tom Rini84afe7a2021-08-10 17:34:22 -040093 "bootblock=10\0" \
Łukasz Majewski70154902013-01-02 06:06:02 +000094 "loaduimage=ext4load mmc ${mmcdev}:${mmcbootpart} 0x40007FC0 uImage\0" \
Łukasz Majewskia60d5d62013-07-18 13:14:22 +020095 "loaddtb=ext4load mmc ${mmcdev}:${mmcbootpart} ${fdtaddr} " \
Arkadiusz Wlodarczyke1158de2013-04-02 15:10:16 +020096 "${fdtfile}\0" \
HeungJun, Kimb4b54682012-01-16 21:13:05 +000097 "mmcdev=0\0" \
98 "mmcbootpart=2\0" \
Łukasz Majewski70154902013-01-02 06:06:02 +000099 "mmcrootpart=5\0" \
Lukasz Majewski7b513c42012-08-06 14:41:11 +0200100 "opts=always_resume=1\0" \
Lukasz Majewskif058f832012-12-11 11:09:48 +0100101 "partitions=" PARTS_DEFAULT \
Łukasz Majewski70154902013-01-02 06:06:02 +0000102 "dfu_alt_info=" CONFIG_DFU_ALT \
103 "spladdr=0x40000100\0" \
104 "splsize=0x200\0" \
105 "splfile=falcon.bin\0" \
106 "spl_export=" \
107 "setexpr spl_imgsize ${splsize} + 8 ;" \
Przemyslaw Marczakc58e2302013-03-12 03:41:49 +0000108 "setenv spl_imgsize 0x${spl_imgsize};" \
Łukasz Majewski70154902013-01-02 06:06:02 +0000109 "setexpr spl_imgaddr ${spladdr} - 8 ;" \
110 "setexpr spl_addr_tmp ${spladdr} - 4 ;" \
111 "mw.b ${spl_imgaddr} 0x00 ${spl_imgsize};run loaduimage;" \
112 "setenv bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
113 "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo};" \
114 "spl export atags 0x40007FC0;" \
115 "crc32 ${spladdr} ${splsize} ${spl_imgaddr};" \
116 "mw.l ${spl_addr_tmp} ${splsize};" \
117 "ext4write mmc ${mmcdev}:${mmcbootpart}" \
118 " /${splfile} ${spl_imgaddr} ${spl_imgsize};" \
119 "setenv spl_imgsize;" \
120 "setenv spl_imgaddr;" \
Arkadiusz Wlodarczyke1158de2013-04-02 15:10:16 +0200121 "setenv spl_addr_tmp;\0" \
Tom Rini84afe7a2021-08-10 17:34:22 -0400122 ENV_ITB \
Arkadiusz Wlodarczyke1158de2013-04-02 15:10:16 +0200123 "fdtaddr=40800000\0" \
Arkadiusz Wlodarczyke1158de2013-04-02 15:10:16 +0200124
Łukasz Majewski70154902013-01-02 06:06:02 +0000125/* Falcon mode definitions */
HeungJun, Kimb4b54682012-01-16 21:13:05 +0000126
Lukasz Majewskif058f832012-12-11 11:09:48 +0100127/* GPT */
Lukasz Majewskif058f832012-12-11 11:09:48 +0100128
Przemyslaw Marczak283a3202014-01-22 11:24:12 +0100129/* Common misc for Samsung */
130#define CONFIG_MISC_COMMON
131
Przemyslaw Marczak82f24702014-01-22 11:24:18 +0100132/* Download menu - Samsung common */
133#define CONFIG_LCD_MENU
Przemyslaw Marczak82f24702014-01-22 11:24:18 +0100134
135/* Download menu - definitions for check keys */
136#ifndef __ASSEMBLY__
Przemyslaw Marczak82f24702014-01-22 11:24:18 +0100137
138#define KEY_PWR_PMIC_NAME "MAX8997_PMIC"
139#define KEY_PWR_STATUS_REG MAX8997_REG_STATUS1
140#define KEY_PWR_STATUS_MASK (1 << 0)
141#define KEY_PWR_INTERRUPT_REG MAX8997_REG_INT1
142#define KEY_PWR_INTERRUPT_MASK (1 << 0)
143
Akshay Saraswatbbb1a622014-05-13 10:30:15 +0530144#define KEY_VOL_UP_GPIO EXYNOS4_GPIO_X20
145#define KEY_VOL_DOWN_GPIO EXYNOS4_GPIO_X21
Przemyslaw Marczak82f24702014-01-22 11:24:18 +0100146#endif /* __ASSEMBLY__ */
147
148/* LCD console */
149#define LCD_BPP LCD_COLOR16
Przemyslaw Marczak82f24702014-01-22 11:24:18 +0100150
Donghwa Lee9ad0ddc2012-04-05 19:36:27 +0000151/* LCD */
Przemyslaw Marczak02f4a092013-11-29 18:30:43 +0100152#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE ((500 * 160 * 4) + 54)
Donghwa Lee9ad0ddc2012-04-05 19:36:27 +0000153
HeungJun, Kimb4b54682012-01-16 21:13:05 +0000154#endif /* __CONFIG_H */