blob: 1c962be8b8e42b81837f1e4476c614f29d63c05d [file] [log] [blame]
Tom Warren872111a2020-02-28 16:17:07 -07001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * (C) Copyright 2018-2019 NVIDIA Corporation.
4 */
5
6#ifndef _P3450_0000_H
7#define _P3450_0000_H
8
9#include <linux/sizes.h>
10
11#include "tegra210-common.h"
12
13/* High-level configuration options */
14#define CONFIG_TEGRA_BOARD_STRING "NVIDIA P3450-0000"
15
16/* Board-specific serial config */
17#define CONFIG_TEGRA_ENABLE_UARTA
18
19/* Only MMC/PXE/DHCP for now, add USB back in later when supported */
20#define BOOT_TARGET_DEVICES(func) \
21 func(MMC, mmc, 1) \
22 func(MMC, mmc, 0) \
23 func(PXE, pxe, na) \
24 func(DHCP, dhcp, na)
25
26/* Environment at end of QSPI, in the VER partition */
Tom Warren872111a2020-02-28 16:17:07 -070027#define CONFIG_SPI_FLASH_SIZE (4 << 20)
28
Tom Warren872111a2020-02-28 16:17:07 -070029#define BOARD_EXTRA_ENV_SETTINGS \
30 "preboot=if test -e mmc 1:1 /u-boot-preboot.scr; then " \
31 "load mmc 1:1 ${scriptaddr} /u-boot-preboot.scr; " \
32 "source ${scriptaddr}; " \
33 "fi\0"
34
35/* General networking support */
Tom Warren872111a2020-02-28 16:17:07 -070036#include "tegra-common-post.h"
37
38/* Crystal is 38.4MHz. clk_m runs at half that rate */
39#define COUNTER_FREQUENCY 19200000
40
41#endif /* _P3450_0000_H */