blob: f0d3b07bf1eb37737fe81292c2dc4311faed114a [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
wdenk4fc95692003-02-28 00:49:47 +00002/*
Wolfgang Denkf710efd2010-07-24 20:22:02 +02003 * (C) Copyright 2002-2010
wdenk4fc95692003-02-28 00:49:47 +00004 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
wdenk4fc95692003-02-28 00:49:47 +00005 */
6
7#ifndef __ASM_GBL_DATA_H
8#define __ASM_GBL_DATA_H
9
10#include <asm/regdef.h>
Stefan Roese9eff8a92020-12-11 17:05:23 +010011#include <asm/types.h>
12
13struct octeon_eeprom_mac_addr {
14 u8 mac_addr_base[6];
15 u8 count;
16};
wdenk4fc95692003-02-28 00:49:47 +000017
Simon Glass3ac47d72012-12-13 20:48:30 +000018/* Architecture-specific global data */
19struct arch_global_data {
Paul Burton8d6600b2016-01-29 13:54:52 +000020#ifdef CONFIG_DYNAMIC_IO_PORT_BASE
21 unsigned long io_port_base;
22#endif
Wills Wang833a1a82016-03-16 16:59:52 +080023#ifdef CONFIG_ARCH_ATH79
24 unsigned long id;
25 unsigned long soc;
26 unsigned long rev;
27 unsigned long ver;
28#endif
Paul Burtondc2037e2016-09-21 11:18:48 +010029#ifdef CONFIG_SYS_CACHE_SIZE_AUTO
30 unsigned short l1i_line_size;
31 unsigned short l1d_line_size;
32#endif
Paul Burton81560782016-09-21 11:18:54 +010033#ifdef CONFIG_MIPS_L2_CACHE
34 unsigned short l2_line_size;
35#endif
developer7c287362020-04-21 09:28:32 +020036#ifdef CONFIG_ARCH_MTMIPS
37 unsigned long timer_freq;
38#endif
Stefan Roese9eff8a92020-12-11 17:05:23 +010039#ifdef CONFIG_ARCH_OCTEON
40 struct octeon_eeprom_mac_addr mac_desc;
41#endif
Simon Glass3ac47d72012-12-13 20:48:30 +000042};
43
Simon Glass9b9ba9a2012-12-13 20:49:19 +000044#include <asm-generic/global_data.h>
wdenk4fc95692003-02-28 00:49:47 +000045
wdenk874ac262003-07-24 23:38:38 +000046#define DECLARE_GLOBAL_DATA_PTR register volatile gd_t *gd asm ("k0")
wdenk4fc95692003-02-28 00:49:47 +000047
48#endif /* __ASM_GBL_DATA_H */