blob: 296b6bc98000808da818f4abb55e4631a8747aed [file] [log] [blame]
wdenk914be132004-06-08 00:22:43 +00001/*
2 * (C) Copyright 2003
3 * Texas Instruments.
4 * Kshitij Gupta <kshitij@ti.com>
5 * Configuation settings for the TI OMAP Innovator board.
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
29/*
wdenk914be132004-06-08 00:22:43 +000030 * High Level Configuration Options
31 * (easy to change)
32 */
33#define CONFIG_ARM926EJS 1 /* This is an arm926ejs CPU core */
34#define CONFIG_OMAP 1 /* in a TI OMAP core */
35#define CONFIG_OMAP1610 1 /* 5912 is same as 1610 */
36#define CONFIG_OSK_OMAP5912 1 /* a OSK Board */
37
Stefan Roese0df367f2006-05-10 10:55:16 +020038#define CONFIG_DISPLAY_CPUINFO 1 /* display cpu info (and speed) */
39#define CONFIG_DISPLAY_BOARDINFO 1 /* display board info */
40
wdenk914be132004-06-08 00:22:43 +000041/* input clock of PLL */
42/* the OMAP5912 OSK has 12MHz input clock */
43#define CONFIG_SYS_CLK_FREQ 12000000
44
45#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
46
47#define CONFIG_MISC_INIT_R
48
49#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
50#define CONFIG_SETUP_MEMORY_TAGS 1
Stefan Roese0df367f2006-05-10 10:55:16 +020051#define CONFIG_INITRD_TAG 1 /* Required for ramdisk support */
wdenk914be132004-06-08 00:22:43 +000052
53/*
54 * Size of malloc() pool
55 */
56#define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
Stefan Roese0df367f2006-05-10 10:55:16 +020057#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
wdenk914be132004-06-08 00:22:43 +000058
59/*
60 * Hardware drivers
61 */
62/*
63*/
64#define CONFIG_DRIVER_LAN91C96
65#define CONFIG_LAN91C96_BASE 0x04800300
66#define CONFIG_LAN91C96_EXT_PHY
67
68/*
69 * NS16550 Configuration
70 */
71#define CFG_NS16550
72#define CFG_NS16550_SERIAL
73#define CFG_NS16550_REG_SIZE (-4)
74#define CFG_NS16550_CLK (48000000) /* can be 12M/32Khz or 48Mhz */
75#define CFG_NS16550_COM1 0xfffb0000 /* uart1, bluetooth uart
76 on helen */
77
78/*
79 * select serial console configuration
80 */
81#define CONFIG_SERIAL1 1 /* we use SERIAL 1 on OMAP5912 OSK */
82
83/* allow to overwrite serial and ethaddr */
84#define CONFIG_ENV_OVERWRITE
85#define CONFIG_CONS_INDEX 1
86#define CONFIG_BAUDRATE 115200
87#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
88
Jon Loeliger4bd7e1b2007-07-04 22:33:13 -050089
90/*
91 * Command line configuration.
92 */
93#include <config_cmd_default.h>
94
95#define CONFIG_CMD_DHCP
96
97
wdenk914be132004-06-08 00:22:43 +000098#define CONFIG_BOOTP_MASK CONFIG_BOOTP_DEFAULT
99
wdenk914be132004-06-08 00:22:43 +0000100#include <configs/omap1510.h>
101
102#define CONFIG_BOOTDELAY 3
103#define CONFIG_BOOTARGS "mem=32M console=ttyS0,115200n8 noinitrd \
104 root=/dev/nfs rw nfsroot=157.87.82.48:\
105 /home/mwd/myfs/target ip=dhcp"
106#define CONFIG_NETMASK 255.255.254.0 /* talk on MY local net */
107#define CONFIG_IPADDR 156.117.97.156 /* static IP I currently own */
108#define CONFIG_SERVERIP 156.117.97.139 /* current IP of my dev pc */
109#define CONFIG_BOOTFILE "uImage" /* file to load */
110
Jon Loeliger4bd7e1b2007-07-04 22:33:13 -0500111#if defined(CONFIG_CMD_KGDB)
wdenk914be132004-06-08 00:22:43 +0000112#define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port */
113#define CONFIG_KGDB_SER_INDEX 1 /* which serial port to use */
114#endif
115
116/*
117 * Miscellaneous configurable options
118 */
119#define CFG_LONGHELP /* undef to save memory */
120#define CFG_PROMPT "OMAP5912 OSK # " /* Monitor Command Prompt */
121#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
122/* Print Buffer Size */
123#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16)
124#define CFG_MAXARGS 16 /* max number of command args */
125#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
126
127#define CFG_MEMTEST_START 0x10000000 /* memtest works on */
128#define CFG_MEMTEST_END 0x12000000 /* 32 MB in DRAM */
129
130#undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
131
132#define CFG_LOAD_ADDR 0x10000000 /* default load address */
133
134/* The 1610 has 6 timers, they can be driven by the RefClk (12Mhz) or by
135 * DPLL1. This time is further subdivided by a local divisor.
136 */
137#define CFG_TIMERBASE 0xFFFEC500 /* use timer 1 */
138#define CFG_PVT 7 /* 2^(pvt+1), divide by 256 */
139#define CFG_HZ ((CONFIG_SYS_CLK_FREQ)/(2 << CFG_PVT))
140
141/*-----------------------------------------------------------------------
142 * Stack sizes
143 *
144 * The stack sizes are set up in start.S using the settings below
145 */
146#define CONFIG_STACKSIZE (128*1024) /* regular stack */
147#ifdef CONFIG_USE_IRQ
148#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
149#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
150#endif
151
152/*-----------------------------------------------------------------------
153 * Physical Memory Map
154 */
155#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
Stefan Roese0df367f2006-05-10 10:55:16 +0200156#define PHYS_SDRAM_1 0x10000000 /* SDRAM Bank #1 */
wdenk914be132004-06-08 00:22:43 +0000157#define PHYS_SDRAM_1_SIZE 0x02000000 /* 32 MB */
158
Stefan Roese0df367f2006-05-10 10:55:16 +0200159#define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */
160#define PHYS_FLASH_2 0x01000000 /* Flash Bank #2 */
161
162#define CFG_FLASH_BASE PHYS_FLASH_1
wdenk914be132004-06-08 00:22:43 +0000163
Stefan Roese0df367f2006-05-10 10:55:16 +0200164#define CFG_MONITOR_BASE CFG_FLASH_BASE /* Monitor at beginning of flash */
wdenk914be132004-06-08 00:22:43 +0000165
166/*-----------------------------------------------------------------------
Stefan Roese0df367f2006-05-10 10:55:16 +0200167 * FLASH driver setup
wdenk914be132004-06-08 00:22:43 +0000168 */
Stefan Roese0df367f2006-05-10 10:55:16 +0200169#define CFG_FLASH_CFI 1 /* Flash memory is CFI compliant */
170#define CFG_FLASH_CFI_DRIVER 1 /* Use drivers/cfi_flash.c */
171
172#define CFG_FLASH_BANKS_LIST { PHYS_FLASH_1, PHYS_FLASH_2 }
173
174#define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */
wdenk914be132004-06-08 00:22:43 +0000175#define PHYS_FLASH_SIZE 0x02000000 /* 32MB */
176#define CFG_MAX_FLASH_SECT (259) /* max number of sectors on one chip */
Stefan Roese0df367f2006-05-10 10:55:16 +0200177
178#define CFG_FLASH_USE_BUFFER_WRITE 1 /* Use buffered writes (~10x faster) */
179#define CFG_FLASH_PROTECTION 1 /* Use hardware sector protection */
180
181#define CFG_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
wdenk914be132004-06-08 00:22:43 +0000182
183/* timeout values are in ticks */
184#define CFG_FLASH_ERASE_TOUT (20*CFG_HZ) /* Timeout for Flash Erase */
185#define CFG_FLASH_WRITE_TOUT (20*CFG_HZ) /* Timeout for Flash Write */
186
Stefan Roese0df367f2006-05-10 10:55:16 +0200187/*-----------------------------------------------------------------------
188 * FLASH and environment organization
189 */
wdenk914be132004-06-08 00:22:43 +0000190#define CFG_ENV_IS_IN_FLASH 1
Stefan Roese0df367f2006-05-10 10:55:16 +0200191/* addr of environment */
192#define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x020000)
193
wdenk914be132004-06-08 00:22:43 +0000194#define CFG_ENV_SIZE 0x20000 /* Total Size of Environment Sector */
195#define CFG_ENV_OFFSET 0x20000 /* environment starts here */
196
197#endif /* __CONFIG_H */