Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 4a63e334f39cb254bc3d7abe7bd952d7596761cd / . / configs / cardhu_defconfig
blob: 979b6934ac0d5aa626d430c3ae5d398d94309c4f [file] [log] [blame]
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]1CONFIG_ARM=y
2CONFIG_TEGRA=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]3CONFIG_SPL_DM=y
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]4CONFIG_TEGRA30=y
5CONFIG_TARGET_CARDHU=y
Masahiro Yamada8c65b9d2014-09-22 19:59:06 +0900[diff] [blame]6CONFIG_DEFAULT_DEVICE_TREE="tegra30-cardhu"
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]7CONFIG_OF_SYSTEM_SETUP=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]8CONFIG_HUSH_PARSER=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]9CONFIG_SYS_PROMPT="Tegra30 (Cardhu) # "
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]10CONFIG_CMD_BOOTZ=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]11# CONFIG_CMD_IMI is not set
12# CONFIG_CMD_IMLS is not set
13# CONFIG_CMD_FLASH is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]14CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]15CONFIG_CMD_SF=y
16CONFIG_CMD_SPI=y
17CONFIG_CMD_I2C=y
18CONFIG_CMD_USB=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]19# CONFIG_CMD_FPGA is not set
Thomas Chou3a077cd2015-11-11 21:39:33 +0800[diff] [blame]20CONFIG_CMD_GPIO=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]21# CONFIG_CMD_SETEXPR is not set
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]22CONFIG_CMD_DHCP=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]23# CONFIG_CMD_NFS is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]24CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]25CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]26CONFIG_CMD_EXT2=y
27CONFIG_CMD_EXT4=y
28CONFIG_CMD_EXT4_WRITE=y
29CONFIG_CMD_FAT=y
30CONFIG_CMD_FS_GENERIC=y
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]31CONFIG_SPI_FLASH=y
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]32CONFIG_SPI_FLASH_WINBOND=y
Bin Meng29971222016-03-21 06:47:42 -0700[diff] [blame]33CONFIG_RTL8169=y
Simon Glassc78e3272015-11-19 20:26:55 -0700[diff] [blame]34CONFIG_PCI_TEGRA=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]35CONFIG_SYS_NS16550=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]36CONFIG_TEGRA20_SLINK=y
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]37CONFIG_USB=y
38CONFIG_DM_USB=y
39CONFIG_USE_PRIVATE_LIBGCC=y