blob: ccd466583afb04445ce4d64be6b06e373ba6a57a [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Hao Zhangeb01de22014-07-09 23:44:48 +03002/*
3 * Common configuration header file for all Keystone II EVM platforms
4 *
5 * (C) Copyright 2012-2014
6 * Texas Instruments Incorporated, <www.ti.com>
Hao Zhangeb01de22014-07-09 23:44:48 +03007 */
8
9#ifndef __CONFIG_KS2_EVM_H
10#define __CONFIG_KS2_EVM_H
11
12#define CONFIG_SOC_KEYSTONE
13
14/* U-Boot Build Configuration */
15#define CONFIG_SKIP_LOWLEVEL_INIT /* U-Boot is a 2nd stage loader */
Hao Zhangeb01de22014-07-09 23:44:48 +030016
17/* SoC Configuration */
Hao Zhangeb01de22014-07-09 23:44:48 +030018#define CONFIG_ARCH_CPU_INIT
Hao Zhangeb01de22014-07-09 23:44:48 +030019#define CONFIG_SPL_TARGET "u-boot-spi.gph"
20#define CONFIG_SYS_DCACHE_OFF
21
22/* Memory Configuration */
23#define CONFIG_NR_DRAM_BANKS 2
Hao Zhangeb01de22014-07-09 23:44:48 +030024#define CONFIG_SYS_LPAE_SDRAM_BASE 0x800000000
25#define CONFIG_MAX_RAM_BANK_SIZE (2 << 30) /* 2GB */
Lokesh Vutla736bb5a2015-08-17 19:54:48 +053026#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SPL_TEXT_BASE - \
Hao Zhangeb01de22014-07-09 23:44:48 +030027 GENERATED_GBL_DATA_SIZE)
28
Lokesh Vutlae0208612015-09-19 15:00:17 +053029#ifdef CONFIG_SYS_MALLOC_F_LEN
30#define SPL_MALLOC_F_SIZE CONFIG_SYS_MALLOC_F_LEN
31#else
32#define SPL_MALLOC_F_SIZE 0
33#endif
34
Hao Zhangeb01de22014-07-09 23:44:48 +030035/* SPL SPI Loader Configuration */
36#define CONFIG_SPL_PAD_TO 65536
37#define CONFIG_SPL_MAX_SIZE (CONFIG_SPL_PAD_TO - 8)
38#define CONFIG_SPL_BSS_START_ADDR (CONFIG_SPL_TEXT_BASE + \
39 CONFIG_SPL_MAX_SIZE)
40#define CONFIG_SPL_BSS_MAX_SIZE (32 * 1024)
41#define CONFIG_SYS_SPL_MALLOC_START (CONFIG_SPL_BSS_START_ADDR + \
42 CONFIG_SPL_BSS_MAX_SIZE)
43#define CONFIG_SYS_SPL_MALLOC_SIZE (32 * 1024)
Phil Edworthy4f91f362017-02-03 12:31:46 +000044#define KEYSTONE_SPL_STACK_SIZE (8 * 1024)
Hao Zhangeb01de22014-07-09 23:44:48 +030045#define CONFIG_SPL_STACK (CONFIG_SYS_SPL_MALLOC_START + \
46 CONFIG_SYS_SPL_MALLOC_SIZE + \
Lokesh Vutlae0208612015-09-19 15:00:17 +053047 SPL_MALLOC_F_SIZE + \
Phil Edworthy4f91f362017-02-03 12:31:46 +000048 KEYSTONE_SPL_STACK_SIZE - 4)
Hao Zhangeb01de22014-07-09 23:44:48 +030049#define CONFIG_SYS_SPI_U_BOOT_OFFS CONFIG_SPL_PAD_TO
Hao Zhangeb01de22014-07-09 23:44:48 +030050
Franklin S Cooper Jr29f73132017-03-13 15:04:26 +020051/* SRAM scratch space entries */
52#define SRAM_SCRATCH_SPACE_ADDR CONFIG_SPL_STACK + 0x8
53
54#define TI_SRAM_SCRATCH_BOARD_EEPROM_START (SRAM_SCRATCH_SPACE_ADDR)
55#define TI_SRAM_SCRATCH_BOARD_EEPROM_END (SRAM_SCRATCH_SPACE_ADDR + 0x200)
56#define KEYSTONE_SRAM_SCRATCH_SPACE_END (TI_SRAM_SCRATCH_BOARD_EEPROM_END)
57
Hao Zhangeb01de22014-07-09 23:44:48 +030058/* UART Configuration */
Hao Zhangeb01de22014-07-09 23:44:48 +030059#define CONFIG_SYS_NS16550_MEM32
Lokesh Vutla050d8ab2015-09-19 15:00:20 +053060#if defined(CONFIG_SPL_BUILD) || !defined(CONFIG_DM_SERIAL)
61#define CONFIG_SYS_NS16550_SERIAL
Hao Zhangeb01de22014-07-09 23:44:48 +030062#define CONFIG_SYS_NS16550_REG_SIZE -4
Lokesh Vutla050d8ab2015-09-19 15:00:20 +053063#endif
Hao Zhangeb01de22014-07-09 23:44:48 +030064#define CONFIG_SYS_NS16550_COM1 KS2_UART0_BASE
65#define CONFIG_SYS_NS16550_COM2 KS2_UART1_BASE
Hao Zhangeb01de22014-07-09 23:44:48 +030066
Vitaly Andrianov7fd5b642015-09-19 16:26:41 +053067#ifndef CONFIG_SOC_K2G
Masahiro Yamadaf576ecf2016-09-26 20:45:26 +090068#define CONFIG_SYS_NS16550_CLK ks_clk_get_rate(KS2_CLK1_6)
Vitaly Andrianov7fd5b642015-09-19 16:26:41 +053069#else
Masahiro Yamadaf576ecf2016-09-26 20:45:26 +090070#define CONFIG_SYS_NS16550_CLK ks_clk_get_rate(uart_pll_clk) / 2
Vitaly Andrianov7fd5b642015-09-19 16:26:41 +053071#endif
72
Hao Zhangeb01de22014-07-09 23:44:48 +030073/* SPI Configuration */
Masahiro Yamadaf576ecf2016-09-26 20:45:26 +090074#define CONFIG_SYS_SPI_CLK ks_clk_get_rate(KS2_CLK1_6)
Hao Zhangeb01de22014-07-09 23:44:48 +030075#define CONFIG_SF_DEFAULT_SPEED 30000000
76#define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
77#define CONFIG_SYS_SPI0
78#define CONFIG_SYS_SPI_BASE KS2_SPI0_BASE
79#define CONFIG_SYS_SPI0_NUM_CS 4
80#define CONFIG_SYS_SPI1
81#define CONFIG_SYS_SPI1_BASE KS2_SPI1_BASE
82#define CONFIG_SYS_SPI1_NUM_CS 4
83#define CONFIG_SYS_SPI2
84#define CONFIG_SYS_SPI2_BASE KS2_SPI2_BASE
85#define CONFIG_SYS_SPI2_NUM_CS 4
Vignesh Rbe70c202016-07-06 09:58:57 +053086#ifdef CONFIG_SPL_BUILD
87#undef CONFIG_DM_SPI
88#undef CONFIG_DM_SPI_FLASH
89#endif
Hao Zhangeb01de22014-07-09 23:44:48 +030090
91/* Network Configuration */
92#define CONFIG_MII
93#define CONFIG_BOOTP_DEFAULT
Hao Zhangeb01de22014-07-09 23:44:48 +030094#define CONFIG_BOOTP_DNS2
95#define CONFIG_BOOTP_SEND_HOSTNAME
96#define CONFIG_NET_RETRY_COUNT 32
Hao Zhangeb01de22014-07-09 23:44:48 +030097#define CONFIG_SYS_SGMII_REFCLK_MHZ 312
98#define CONFIG_SYS_SGMII_LINERATE_MHZ 1250
99#define CONFIG_SYS_SGMII_RATESCALE 2
100
Khoronzhuk, Ivan7954b862014-09-05 19:02:47 +0300101/* Keyston Navigator Configuration */
Hao Zhang7874b8a2014-10-29 13:09:34 +0200102#define CONFIG_TI_KSNAV
Khoronzhuk, Ivan7954b862014-09-05 19:02:47 +0300103#define CONFIG_KSNAV_QM_BASE_ADDRESS KS2_QM_BASE_ADDRESS
104#define CONFIG_KSNAV_QM_CONF_BASE KS2_QM_CONF_BASE
105#define CONFIG_KSNAV_QM_DESC_SETUP_BASE KS2_QM_DESC_SETUP_BASE
106#define CONFIG_KSNAV_QM_STATUS_RAM_BASE KS2_QM_STATUS_RAM_BASE
107#define CONFIG_KSNAV_QM_INTD_CONF_BASE KS2_QM_INTD_CONF_BASE
108#define CONFIG_KSNAV_QM_PDSP1_CMD_BASE KS2_QM_PDSP1_CMD_BASE
109#define CONFIG_KSNAV_QM_PDSP1_CTRL_BASE KS2_QM_PDSP1_CTRL_BASE
110#define CONFIG_KSNAV_QM_PDSP1_IRAM_BASE KS2_QM_PDSP1_IRAM_BASE
111#define CONFIG_KSNAV_QM_MANAGER_QUEUES_BASE KS2_QM_MANAGER_QUEUES_BASE
112#define CONFIG_KSNAV_QM_MANAGER_Q_PROXY_BASE KS2_QM_MANAGER_Q_PROXY_BASE
113#define CONFIG_KSNAV_QM_QUEUE_STATUS_BASE KS2_QM_QUEUE_STATUS_BASE
114#define CONFIG_KSNAV_QM_LINK_RAM_BASE KS2_QM_LINK_RAM_BASE
115#define CONFIG_KSNAV_QM_REGION_NUM KS2_QM_REGION_NUM
116#define CONFIG_KSNAV_QM_QPOOL_NUM KS2_QM_QPOOL_NUM
117
118/* NETCP pktdma */
Hao Zhang7874b8a2014-10-29 13:09:34 +0200119#define CONFIG_KSNAV_PKTDMA_NETCP
Khoronzhuk, Ivan7954b862014-09-05 19:02:47 +0300120#define CONFIG_KSNAV_NETCP_PDMA_CTRL_BASE KS2_NETCP_PDMA_CTRL_BASE
121#define CONFIG_KSNAV_NETCP_PDMA_TX_BASE KS2_NETCP_PDMA_TX_BASE
122#define CONFIG_KSNAV_NETCP_PDMA_TX_CH_NUM KS2_NETCP_PDMA_TX_CH_NUM
123#define CONFIG_KSNAV_NETCP_PDMA_RX_BASE KS2_NETCP_PDMA_RX_BASE
124#define CONFIG_KSNAV_NETCP_PDMA_RX_CH_NUM KS2_NETCP_PDMA_RX_CH_NUM
125#define CONFIG_KSNAV_NETCP_PDMA_SCHED_BASE KS2_NETCP_PDMA_SCHED_BASE
126#define CONFIG_KSNAV_NETCP_PDMA_RX_FLOW_BASE KS2_NETCP_PDMA_RX_FLOW_BASE
127#define CONFIG_KSNAV_NETCP_PDMA_RX_FLOW_NUM KS2_NETCP_PDMA_RX_FLOW_NUM
128#define CONFIG_KSNAV_NETCP_PDMA_RX_FREE_QUEUE KS2_NETCP_PDMA_RX_FREE_QUEUE
129#define CONFIG_KSNAV_NETCP_PDMA_RX_RCV_QUEUE KS2_NETCP_PDMA_RX_RCV_QUEUE
130#define CONFIG_KSNAV_NETCP_PDMA_TX_SND_QUEUE KS2_NETCP_PDMA_TX_SND_QUEUE
131
Khoronzhuk, Ivanf2c13ba2014-09-29 22:17:22 +0300132/* Keystone net */
Hao Zhang7874b8a2014-10-29 13:09:34 +0200133#define CONFIG_DRIVER_TI_KEYSTONE_NET
Hao Zhangd890dff2014-10-22 17:18:23 +0300134#define CONFIG_KSNET_MAC_ID_BASE KS2_MAC_ID_BASE_ADDR
135#define CONFIG_KSNET_NETCP_BASE KS2_NETCP_BASE
136#define CONFIG_KSNET_SERDES_SGMII_BASE KS2_SGMII_SERDES_BASE
Khoronzhuk, Ivan3df3e632014-10-17 21:01:13 +0300137#define CONFIG_KSNET_SERDES_SGMII2_BASE KS2_SGMII_SERDES2_BASE
Hao Zhangd890dff2014-10-22 17:18:23 +0300138#define CONFIG_KSNET_SERDES_LANES_PER_SGMII KS2_LANES_PER_SGMII_SERDES
Khoronzhuk, Ivanf2c13ba2014-09-29 22:17:22 +0300139
Khoronzhuk, Ivan53eae4a2014-10-29 13:09:32 +0200140/* SerDes */
141#define CONFIG_TI_KEYSTONE_SERDES
142
Hao Zhangeb01de22014-07-09 23:44:48 +0300143#define CONFIG_AEMIF_CNTRL_BASE KS2_AEMIF_CNTRL_BASE
144
145/* I2C Configuration */
Hao Zhangeb01de22014-07-09 23:44:48 +0300146#define CONFIG_SYS_I2C_DAVINCI
147#define CONFIG_SYS_DAVINCI_I2C_SPEED 100000
148#define CONFIG_SYS_DAVINCI_I2C_SLAVE 0x10 /* SMBus host address */
149#define CONFIG_SYS_DAVINCI_I2C_SPEED1 100000
150#define CONFIG_SYS_DAVINCI_I2C_SLAVE1 0x10 /* SMBus host address */
151#define CONFIG_SYS_DAVINCI_I2C_SPEED2 100000
152#define CONFIG_SYS_DAVINCI_I2C_SLAVE2 0x10 /* SMBus host address */
Hao Zhangeb01de22014-07-09 23:44:48 +0300153
154/* EEPROM definitions */
Hao Zhangeb01de22014-07-09 23:44:48 +0300155#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
156#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
157#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6
158#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 20
159#define CONFIG_ENV_EEPROM_IS_ON_I2C
160
161/* NAND Configuration */
162#define CONFIG_NAND_DAVINCI
163#define CONFIG_KEYSTONE_RBL_NAND
164#define CONFIG_KEYSTONE_NAND_MAX_RBL_SIZE CONFIG_ENV_OFFSET
165#define CONFIG_SYS_NAND_MASK_CLE 0x4000
166#define CONFIG_SYS_NAND_MASK_ALE 0x2000
167#define CONFIG_SYS_NAND_CS 2
168#define CONFIG_SYS_NAND_USE_FLASH_BBT
169#define CONFIG_SYS_NAND_4BIT_HW_ECC_OOBFIRST
170
171#define CONFIG_SYS_NAND_LARGEPAGE
172#define CONFIG_SYS_NAND_BASE_LIST { 0x30000000, }
173#define CONFIG_SYS_MAX_NAND_DEVICE 1
174#define CONFIG_SYS_NAND_MAX_CHIPS 1
175#define CONFIG_SYS_NAND_NO_SUBPAGE_WRITE
Hao Zhangeb01de22014-07-09 23:44:48 +0300176#define CONFIG_MTD_PARTITIONS
Hao Zhangeb01de22014-07-09 23:44:48 +0300177
WingMan Kwok66c5b9f2014-09-05 22:26:23 +0300178/* USB Configuration */
WingMan Kwok66c5b9f2014-09-05 22:26:23 +0300179#define CONFIG_USB_XHCI_KEYSTONE
WingMan Kwok66c5b9f2014-09-05 22:26:23 +0300180#define CONFIG_USB_SS_BASE KS2_USB_SS_BASE
181#define CONFIG_USB_HOST_XHCI_BASE KS2_USB_HOST_XHCI_BASE
182#define CONFIG_DEV_USB_PHY_BASE KS2_DEV_USB_PHY_BASE
183#define CONFIG_USB_PHY_CFG_BASE KS2_USB_PHY_CFG_BASE
184
Hao Zhangeb01de22014-07-09 23:44:48 +0300185/* U-Boot general configuration */
Khoronzhuk, Ivand0553052014-09-26 15:42:30 +0300186#define CONFIG_MISC_INIT_R
Hao Zhangeb01de22014-07-09 23:44:48 +0300187#define CONFIG_MX_CYCLIC
Hao Zhangeb01de22014-07-09 23:44:48 +0300188#define CONFIG_TIMESTAMP
189
190/* EDMA3 */
191#define CONFIG_TI_EDMA3
192
Vignesh R194c9932017-03-08 13:58:17 +0530193#define KERNEL_MTD_PARTS \
194 "mtdparts=" \
195 SPI_MTD_PARTS
196
Murali Karichericead0b22016-03-09 15:39:38 +0530197#define DEFAULT_FW_INITRAMFS_BOOT_ENV \
198 "name_fw_rd=k2-fw-initrd.cpio.gz\0" \
199 "set_rd_spec=setenv rd_spec ${rdaddr}:${filesize}\0" \
200 "init_fw_rd_net=dhcp ${rdaddr} ${tftp_root}/${name_fw_rd}; " \
201 "run set_rd_spec\0" \
Andrew F. Davis8593ed92016-11-18 11:56:16 -0600202 "init_fw_rd_nfs=nfs ${rdaddr} ${nfs_root}/boot/${name_fw_rd}; " \
203 "run set_rd_spec\0" \
Murali Karichericead0b22016-03-09 15:39:38 +0530204 "init_fw_rd_ramfs=setenv rd_spec -\0" \
205 "init_fw_rd_ubi=ubifsload ${rdaddr} ${bootdir}/${name_fw_rd}; " \
206 "run set_rd_spec\0" \
207
Nishanth Menon0ce0a252016-02-25 12:53:47 -0600208#define DEFAULT_PMMC_BOOT_ENV \
209 "set_name_pmmc=setenv name_pmmc ti-sci-firmware-${soc_variant}.bin\0" \
210 "dev_pmmc=0\0" \
211 "get_pmmc_net=dhcp ${loadaddr} ${tftp_root}/${name_pmmc}\0" \
Andrew F. Davis8593ed92016-11-18 11:56:16 -0600212 "get_pmmc_nfs=nfs ${loadaddr} ${nfs_root}/boot/${name_pmmc}\0" \
Nishanth Menon0ce0a252016-02-25 12:53:47 -0600213 "get_pmmc_ramfs=run get_pmmc_net\0" \
214 "get_pmmc_mmc=load mmc ${bootpart} ${loadaddr} " \
215 "${bootdir}/${name_pmmc}\0" \
216 "get_pmmc_ubi=ubifsload ${loadaddr} ${bootdir}/${name_pmmc}\0" \
217 "run_pmmc=rproc init; rproc list; " \
218 "rproc load ${dev_pmmc} ${loadaddr} 0x${filesize}; " \
219 "rproc start ${dev_pmmc}\0" \
220
Hao Zhangeb01de22014-07-09 23:44:48 +0300221#define CONFIG_EXTRA_ENV_SETTINGS \
Nishanth Menona1218962015-07-22 18:05:46 -0500222 DEFAULT_LINUX_BOOT_ENV \
Murali Karicheri449c3a62014-11-04 16:52:34 +0200223 CONFIG_EXTRA_ENV_KS2_BOARD_SETTINGS \
Carlos Hernandez060a3982016-03-09 15:39:31 +0530224 "bootdir=/boot\0" \
Hao Zhangeb01de22014-07-09 23:44:48 +0300225 "tftp_root=/\0" \
226 "nfs_root=/export\0" \
227 "mem_lpae=1\0" \
Hao Zhangeb01de22014-07-09 23:44:48 +0300228 "addr_ubi=0x82000000\0" \
229 "addr_secdb_key=0xc000000\0" \
Nishanth Menonfdbfb192015-07-22 18:05:47 -0500230 "name_kern=zImage\0" \
Lokesh Vutlae89428b2016-09-16 10:17:53 +0530231 "addr_mon=0x87000000\0" \
Madan Srinivas5a32f7c2017-07-17 12:59:13 -0500232 "addr_non_sec_mon=0x0c087fc0\0" \
233 "addr_load_sec_bm=0x0c08c000\0" \
Hao Zhangeb01de22014-07-09 23:44:48 +0300234 "run_mon=mon_install ${addr_mon}\0" \
Madan Srinivas5a32f7c2017-07-17 12:59:13 -0500235 "run_mon_hs=mon_install ${addr_non_sec_mon} " \
236 "${addr_load_sec_bm}\0" \
Murali Karichericead0b22016-03-09 15:39:38 +0530237 "run_kern=bootz ${loadaddr} ${rd_spec} ${fdtaddr}\0" \
Hao Zhangeb01de22014-07-09 23:44:48 +0300238 "init_net=run args_all args_net\0" \
Andrew F. Davis25fd7272016-03-11 15:04:03 -0600239 "init_nfs=setenv autoload no; dhcp; run args_all args_net\0" \
Hao Zhangeb01de22014-07-09 23:44:48 +0300240 "init_ubi=run args_all args_ubi; " \
Carlos Hernandezd45e7602016-03-09 15:39:32 +0530241 "ubi part ubifs; ubifsmount ubi:rootfs;\0" \
Nishanth Menona1218962015-07-22 18:05:46 -0500242 "get_fdt_net=dhcp ${fdtaddr} ${tftp_root}/${name_fdt}\0" \
Andrew F. Davis25fd7272016-03-11 15:04:03 -0600243 "get_fdt_nfs=nfs ${fdtaddr} ${nfs_root}/boot/${name_fdt}\0" \
Carlos Hernandez060a3982016-03-09 15:39:31 +0530244 "get_fdt_ubi=ubifsload ${fdtaddr} ${bootdir}/${name_fdt}\0" \
Nishanth Menona1218962015-07-22 18:05:46 -0500245 "get_kern_net=dhcp ${loadaddr} ${tftp_root}/${name_kern}\0" \
Andrew F. Davis25fd7272016-03-11 15:04:03 -0600246 "get_kern_nfs=nfs ${loadaddr} ${nfs_root}/boot/${name_kern}\0" \
Carlos Hernandez060a3982016-03-09 15:39:31 +0530247 "get_kern_ubi=ubifsload ${loadaddr} ${bootdir}/${name_kern}\0" \
Hao Zhangeb01de22014-07-09 23:44:48 +0300248 "get_mon_net=dhcp ${addr_mon} ${tftp_root}/${name_mon}\0" \
Andrew F. Davis25fd7272016-03-11 15:04:03 -0600249 "get_mon_nfs=nfs ${addr_mon} ${nfs_root}/boot/${name_mon}\0" \
Andrew F. Davisdd940712017-07-17 12:59:12 -0500250 "get_mon_ubi=ubifsload ${addr_mon} ${bootdir}/${name_mon}\0" \
251 "get_fit_net=dhcp ${fit_loadaddr} ${tftp_root}" \
252 "/${fit_bootfile}\0" \
253 "get_fit_nfs=nfs ${fit_loadaddr} ${nfs_root}/boot/${fit_bootfile}\0"\
254 "get_fit_ubi=ubifsload ${fit_loadaddr} ${bootdir}/${fit_bootfile}\0"\
255 "get_fit_mmc=load mmc ${bootpart} ${fit_loadaddr} " \
256 "${bootdir}/${fit_bootfile}\0" \
Vitaly Andrianov200eecd2015-08-03 15:54:32 -0400257 "get_uboot_net=dhcp ${loadaddr} ${tftp_root}/${name_uboot}\0" \
Andrew F. Davis25fd7272016-03-11 15:04:03 -0600258 "get_uboot_nfs=nfs ${loadaddr} ${nfs_root}/boot/${name_uboot}\0" \
Faiz Abbas5ce3f132018-01-16 13:43:40 +0530259 "burn_uboot_spi=sf probe; sf erase 0 0x100000; " \
Vitaly Andrianov200eecd2015-08-03 15:54:32 -0400260 "sf write ${loadaddr} 0 ${filesize}\0" \
Hao Zhangeb01de22014-07-09 23:44:48 +0300261 "burn_uboot_nand=nand erase 0 0x100000; " \
Vitaly Andrianov200eecd2015-08-03 15:54:32 -0400262 "nand write ${loadaddr} 0 ${filesize}\0" \
Vignesh R194c9932017-03-08 13:58:17 +0530263 "args_all=setenv bootargs console=ttyS0,115200n8 rootwait=1 " \
264 KERNEL_MTD_PARTS \
Hao Zhangeb01de22014-07-09 23:44:48 +0300265 "args_net=setenv bootargs ${bootargs} rootfstype=nfs " \
266 "root=/dev/nfs rw nfsroot=${serverip}:${nfs_root}," \
267 "${nfs_options} ip=dhcp\0" \
268 "nfs_options=v3,tcp,rsize=4096,wsize=4096\0" \
Nishanth Menona1218962015-07-22 18:05:46 -0500269 "get_fdt_ramfs=dhcp ${fdtaddr} ${tftp_root}/${name_fdt}\0" \
270 "get_kern_ramfs=dhcp ${loadaddr} ${tftp_root}/${name_kern}\0" \
Hao Zhangeb01de22014-07-09 23:44:48 +0300271 "get_mon_ramfs=dhcp ${addr_mon} ${tftp_root}/${name_mon}\0" \
Andrew F. Davisdd940712017-07-17 12:59:12 -0500272 "get_fit_ramfs=dhcp ${fit_loadaddr} ${tftp_root}" \
273 "/${fit_bootfile}\0" \
Nishanth Menona1218962015-07-22 18:05:46 -0500274 "get_fs_ramfs=dhcp ${rdaddr} ${tftp_root}/${name_fs}\0" \
Hao Zhangeb01de22014-07-09 23:44:48 +0300275 "get_ubi_net=dhcp ${addr_ubi} ${tftp_root}/${name_ubi}\0" \
Andrew F. Davis25fd7272016-03-11 15:04:03 -0600276 "get_ubi_nfs=nfs ${addr_ubi} ${nfs_root}/boot/${name_ubi}\0" \
Hao Zhangeb01de22014-07-09 23:44:48 +0300277 "burn_ubi=nand erase.part ubifs; " \
278 "nand write ${addr_ubi} ubifs ${filesize}\0" \
279 "init_ramfs=run args_all args_ramfs get_fs_ramfs\0" \
280 "args_ramfs=setenv bootargs ${bootargs} " \
281 "rdinit=/sbin/init rw root=/dev/ram0 " \
Vitaly Andrianovef010d72015-08-04 11:16:16 -0400282 "initrd=0x808080000,80M\0" \
Hao Zhangeb01de22014-07-09 23:44:48 +0300283 "no_post=1\0" \
284 "mtdparts=mtdparts=davinci_nand.0:" \
285 "1024k(bootloader)ro,512k(params)ro,-(ubifs)\0"
286
Nishanth Menon0ce0a252016-02-25 12:53:47 -0600287#ifndef CONFIG_BOOTCOMMAND
Madan Srinivas5a32f7c2017-07-17 12:59:13 -0500288#ifndef CONFIG_TI_SECURE_DEVICE
Hao Zhangeb01de22014-07-09 23:44:48 +0300289#define CONFIG_BOOTCOMMAND \
Andrew F. Davisd354c042017-07-17 12:59:14 -0500290 "run init_${boot}; " \
291 "run get_mon_${boot} run_mon; " \
292 "run get_kern_${boot}; " \
293 "run init_fw_rd_${boot}; " \
294 "run get_fdt_${boot}; " \
295 "run run_kern"
Madan Srinivas5a32f7c2017-07-17 12:59:13 -0500296#else
297#define CONFIG_BOOTCOMMAND \
Andrew F. Davisd354c042017-07-17 12:59:14 -0500298 "run run_mon_hs; " \
299 "run init_${boot}; " \
300 "run get_fit_${boot}; " \
301 "bootm ${fit_loadaddr}#${name_fdt}"
Madan Srinivas5a32f7c2017-07-17 12:59:13 -0500302#endif
Nishanth Menon0ce0a252016-02-25 12:53:47 -0600303#endif
Hao Zhangeb01de22014-07-09 23:44:48 +0300304
Nishanth Menonb4471512015-07-22 18:05:45 -0500305/* Now for the remaining common defines */
306#include <configs/ti_armv7_common.h>
307
Hao Zhangeb01de22014-07-09 23:44:48 +0300308/* we may include files below only after all above definitions */
309#include <asm/arch/hardware.h>
310#include <asm/arch/clock.h>
Vitaly Andrianov7fd5b642015-09-19 16:26:41 +0530311#ifndef CONFIG_SOC_K2G
Masahiro Yamadaf576ecf2016-09-26 20:45:26 +0900312#define CONFIG_SYS_HZ_CLOCK ks_clk_get_rate(KS2_CLK1_6)
Vitaly Andrianov7fd5b642015-09-19 16:26:41 +0530313#else
Lokesh Vutlaa9a0e122017-05-03 16:58:26 +0530314#define CONFIG_SYS_HZ_CLOCK get_external_clk(sys_clk)
Vitaly Andrianov7fd5b642015-09-19 16:26:41 +0530315#endif
Hao Zhangeb01de22014-07-09 23:44:48 +0300316
Hao Zhangeb01de22014-07-09 23:44:48 +0300317#endif /* __CONFIG_KS2_EVM_H */