Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 49234a36a53974b3c9e7398e00740c9431b0ccb0 / . / include / configs / bmips_bcm6368.h
blob: ab5bdac7268aef0a168b270816e328ab5fb35f3f [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -0400[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0+ */
Álvaro Fernández Rojas75d4cf22018-01-20 14:16:55 +0100[diff] [blame]2/*
3 * Copyright (C) 2017 Álvaro Fernández Rojas <noltari@gmail.com>
Álvaro Fernández Rojas75d4cf22018-01-20 14:16:55 +0100[diff] [blame]4 */
5
6#ifndef __CONFIG_BMIPS_BCM6368_H
7#define __CONFIG_BMIPS_BCM6368_H
8
Álvaro Fernández Rojas1218f582019-08-30 11:54:27 +0200[diff] [blame]9#include <linux/sizes.h>
10
Álvaro Fernández Rojas75d4cf22018-01-20 14:16:55 +0100[diff] [blame]11/* CPU */
12#define CONFIG_SYS_MIPS_TIMER_FREQ 200000000
13
14/* RAM */
Álvaro Fernández Rojas75d4cf22018-01-20 14:16:55 +0100[diff] [blame]15#define CONFIG_SYS_SDRAM_BASE 0x80000000
16
Álvaro Fernández Rojas3c28c1d2018-02-04 21:10:14 +0100[diff] [blame]17/* USB */
18#define CONFIG_EHCI_DESC_BIG_ENDIAN
19#define CONFIG_EHCI_MMIO_BIG_ENDIAN
20#define CONFIG_SYS_OHCI_SWAP_REG_ACCESS
21#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
22#define CONFIG_USB_OHCI_NEW
23
Álvaro Fernández Rojas75d4cf22018-01-20 14:16:55 +0100[diff] [blame]24/* U-Boot */
Álvaro Fernández Rojas1218f582019-08-30 11:54:27 +0200[diff] [blame]25#define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_SDRAM_BASE + SZ_1M
Álvaro Fernández Rojas75d4cf22018-01-20 14:16:55 +0100[diff] [blame]26
27#if defined(CONFIG_BMIPS_BOOT_RAM)
28#define CONFIG_SKIP_LOWLEVEL_INIT
Álvaro Fernández Rojas1218f582019-08-30 11:54:27 +0200[diff] [blame]29#define CONFIG_SYS_INIT_SP_OFFSET SZ_8K
Álvaro Fernández Rojas75d4cf22018-01-20 14:16:55 +0100[diff] [blame]30#endif
31
32#define CONFIG_SYS_FLASH_BASE 0xb8000000
33#define CONFIG_SYS_FLASH_EMPTY_INFO
Álvaro Fernández Rojas75d4cf22018-01-20 14:16:55 +0100[diff] [blame]34#define CONFIG_SYS_MAX_FLASH_BANKS_DETECT 1
35
36#endif /* __CONFIG_BMIPS_BCM6368_H */