blob: 4c1b4bf2b2c32fb1ffd7b390e16c29ba7004ad98 [file] [log] [blame]
Priyanka Jainfd45ca02018-11-28 13:04:27 +00001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
Yangbo Lubb32e682021-06-03 10:51:19 +08003 * Copyright 2018-2021 NXP
Priyanka Jainfd45ca02018-11-28 13:04:27 +00004 */
5
6#ifndef __LX2_COMMON_H
7#define __LX2_COMMON_H
8
9#include <asm/arch/stream_id_lsch3.h>
10#include <asm/arch/config.h>
11#include <asm/arch/soc.h>
12
Tom Rini6a5dccc2022-11-16 13:10:41 -050013#define CFG_SYS_FLASH_BASE 0x20000000
Priyanka Jainfd45ca02018-11-28 13:04:27 +000014
Priyanka Jainfd45ca02018-11-28 13:04:27 +000015/* DDR */
Tom Rini6a5dccc2022-11-16 13:10:41 -050016#define CFG_SYS_DDR_SDRAM_BASE 0x80000000UL
Tom Rini376b88a2022-10-28 20:27:13 -040017#define CFG_SYS_FSL_DDR_SDRAM_BASE_PHY 0
Tom Rini6a5dccc2022-11-16 13:10:41 -050018#define CFG_SYS_DDR_BLOCK2_BASE 0x2080000000ULL
Tom Rinibb4dd962022-11-16 13:10:37 -050019#define CFG_SYS_SDRAM_SIZE 0x200000000UL
Tom Rini6a5dccc2022-11-16 13:10:41 -050020#define CFG_SYS_SDRAM_BASE CFG_SYS_DDR_SDRAM_BASE
Priyanka Jainfd45ca02018-11-28 13:04:27 +000021#define SPD_EEPROM_ADDRESS1 0x51
22#define SPD_EEPROM_ADDRESS2 0x52
23#define SPD_EEPROM_ADDRESS3 0x53
24#define SPD_EEPROM_ADDRESS4 0x54
25#define SPD_EEPROM_ADDRESS5 0x55
26#define SPD_EEPROM_ADDRESS6 0x56
27#define SPD_EEPROM_ADDRESS SPD_EEPROM_ADDRESS1
Priyanka Jainfd45ca02018-11-28 13:04:27 +000028
29/* Miscellaneous configurable options */
Priyanka Jainfd45ca02018-11-28 13:04:27 +000030
31/* SMP Definitinos */
Michael Wallef056e0f2020-06-01 21:53:26 +020032#define CPU_RELEASE_ADDR secondary_boot_addr
Priyanka Jainfd45ca02018-11-28 13:04:27 +000033
34/* Generic Timer Definitions */
35/*
36 * This is not an accurate number. It is used in start.S. The frequency
37 * will be udpated later when get_bus_freq(0) is available.
38 */
39
Priyanka Jainfd45ca02018-11-28 13:04:27 +000040/* Serial Port */
Tom Rini5c896ae2022-12-04 10:13:30 -050041#define CFG_PL011_CLOCK (get_bus_freq(0) / 4)
Tom Rini6a5dccc2022-11-16 13:10:41 -050042#define CFG_SYS_SERIAL0 0x21c0000
43#define CFG_SYS_SERIAL1 0x21d0000
44#define CFG_SYS_SERIAL2 0x21e0000
45#define CFG_SYS_SERIAL3 0x21f0000
Priyanka Jainfd45ca02018-11-28 13:04:27 +000046/*below might needs to be removed*/
Tom Rini9fe2b312022-12-04 10:13:31 -050047#define CFG_PL01x_PORTS {(void *)CFG_SYS_SERIAL0, \
Tom Rini6a5dccc2022-11-16 13:10:41 -050048 (void *)CFG_SYS_SERIAL1, \
49 (void *)CFG_SYS_SERIAL2, \
50 (void *)CFG_SYS_SERIAL3 }
Priyanka Jainfd45ca02018-11-28 13:04:27 +000051
52/* MC firmware */
Tom Rini6a5dccc2022-11-16 13:10:41 -050053#define CFG_SYS_LS_MC_DPC_MAX_LENGTH 0x20000
54#define CFG_SYS_LS_MC_DRAM_DPC_OFFSET 0x00F00000
55#define CFG_SYS_LS_MC_DPL_MAX_LENGTH 0x20000
56#define CFG_SYS_LS_MC_DRAM_DPL_OFFSET 0x00F20000
57#define CFG_SYS_LS_MC_BOOT_TIMEOUT_MS 5000
Priyanka Jainfd45ca02018-11-28 13:04:27 +000058
Priyanka Jainfd45ca02018-11-28 13:04:27 +000059/*
60 * Carve out a DDR region which will not be used by u-boot/Linux
61 *
62 * It will be used by MC and Debug Server. The MC region must be
63 * 512MB aligned, so the min size to hide is 512MB.
64 */
65#ifdef CONFIG_FSL_MC_ENET
Tom Rini6a5dccc2022-11-16 13:10:41 -050066#define CFG_SYS_LS_MC_DRAM_BLOCK_MIN_SIZE (256UL * 1024 * 1024)
Priyanka Jainfd45ca02018-11-28 13:04:27 +000067#endif
68
69/* I2C bus multiplexer */
70#define I2C_MUX_PCA_ADDR_PRI 0x77 /* Primary Mux*/
71#define I2C_MUX_CH_DEFAULT 0x8
72
73/* RTC */
Tom Rini6a5dccc2022-11-16 13:10:41 -050074#define CFG_SYS_I2C_RTC_ADDR 0x51 /* Channel 3*/
Priyanka Jainfd45ca02018-11-28 13:04:27 +000075
Priyanka Jainfd45ca02018-11-28 13:04:27 +000076/* Qixis */
Tom Rini6a5dccc2022-11-16 13:10:41 -050077#define CFG_SYS_I2C_FPGA_ADDR 0x66
Priyanka Jainfd45ca02018-11-28 13:04:27 +000078
Priyanka Jainfd45ca02018-11-28 13:04:27 +000079/* USB */
Priyanka Jainfd45ca02018-11-28 13:04:27 +000080
Tom Rini8c70baa2021-12-14 13:36:40 -050081#define COUNTER_FREQUENCY_REAL (get_board_sys_clk() / 4)
Priyanka Jainfd45ca02018-11-28 13:04:27 +000082
Priyanka Jainfd45ca02018-11-28 13:04:27 +000083#define HWCONFIG_BUFFER_SIZE 128
84
Priyanka Jainfd45ca02018-11-28 13:04:27 +000085/* Initial environment variables */
Kuldeep Singh3e78c332020-03-12 15:13:00 +053086#define XSPI_MC_INIT_CMD \
87 "sf probe 0:0 && " \
88 "sf read 0x80640000 0x640000 0x80000 && " \
Priyanka Jain5fde1642021-08-18 12:37:03 +053089 "sf read $fdt_addr_r 0xf00000 0x100000 && " \
Kuldeep Singh3e78c332020-03-12 15:13:00 +053090 "env exists secureboot && " \
91 "esbc_validate 0x80640000 && " \
92 "esbc_validate 0x80680000; " \
93 "sf read 0x80a00000 0xa00000 0x300000 && " \
94 "sf read 0x80e00000 0xe00000 0x100000; " \
95 "fsl_mc start mc 0x80a00000 0x80e00000\0"
Priyanka Jainfd45ca02018-11-28 13:04:27 +000096
97#define SD_MC_INIT_CMD \
Pankaj Bansal1972a532019-07-17 10:33:54 +000098 "mmc read 0x80a00000 0x5000 0x1200;" \
99 "mmc read 0x80e00000 0x7000 0x800;" \
Priyanka Jain5fde1642021-08-18 12:37:03 +0530100 "mmc read $fdt_addr_r 0x7800 0x800;" \
Udit Agarwalf34581e2018-12-14 04:43:32 +0000101 "env exists secureboot && " \
Priyanka Singhe29ef972020-01-22 10:31:22 +0000102 "mmc read 0x80640000 0x3200 0x20 && " \
103 "mmc read 0x80680000 0x3400 0x20 && " \
104 "esbc_validate 0x80640000 && " \
105 "esbc_validate 0x80680000 ;" \
Pankaj Bansal1972a532019-07-17 10:33:54 +0000106 "fsl_mc start mc 0x80a00000 0x80e00000\0"
Priyanka Jainfd45ca02018-11-28 13:04:27 +0000107
Meenakshi Aggarwale181a3d2020-04-27 19:56:40 +0530108#define SD2_MC_INIT_CMD \
109 "mmc dev 1; mmc read 0x80a00000 0x5000 0x1200;" \
110 "mmc read 0x80e00000 0x7000 0x800;" \
Priyanka Jain5fde1642021-08-18 12:37:03 +0530111 "mmc read $fdt_addr_r 0x7800 0x800;" \
Meenakshi Aggarwale181a3d2020-04-27 19:56:40 +0530112 "env exists secureboot && " \
113 "mmc read 0x80640000 0x3200 0x20 && " \
114 "mmc read 0x80680000 0x3400 0x20 && " \
115 "esbc_validate 0x80640000 && " \
116 "esbc_validate 0x80680000 ;" \
117 "fsl_mc start mc 0x80a00000 0x80e00000\0"
118
Priyanka Jain16744062019-01-24 05:22:18 +0000119#define EXTRA_ENV_SETTINGS \
120 "hwconfig=fsl_ddr:bank_intlv=auto\0" \
121 "ramdisk_addr=0x800000\0" \
122 "ramdisk_size=0x2000000\0" \
123 "fdt_high=0xa0000000\0" \
124 "initrd_high=0xffffffffffffffff\0" \
Priyanka Jain16744062019-01-24 05:22:18 +0000125 "kernel_start=0x1000000\0" \
Priyanka Singhe29ef972020-01-22 10:31:22 +0000126 "kernelheader_start=0x600000\0" \
Priyanka Jain16744062019-01-24 05:22:18 +0000127 "scriptaddr=0x80000000\0" \
128 "scripthdraddr=0x80080000\0" \
129 "fdtheader_addr_r=0x80100000\0" \
130 "kernelheader_addr_r=0x80200000\0" \
131 "kernel_addr_r=0x81000000\0" \
132 "kernelheader_size=0x40000\0" \
133 "fdt_addr_r=0x90000000\0" \
134 "load_addr=0xa0000000\0" \
135 "kernel_size=0x2800000\0" \
136 "kernel_addr_sd=0x8000\0" \
Priyanka Singhe29ef972020-01-22 10:31:22 +0000137 "kernelhdr_addr_sd=0x3000\0" \
Manish Tomarebef67f2020-11-05 14:08:56 +0530138 "kernel_size_sd=0x14000\0" \
Udit Agarwal11e1a572019-11-20 08:49:06 +0000139 "kernelhdr_size_sd=0x20\0" \
Priyanka Jain16744062019-01-24 05:22:18 +0000140 "console=ttyAMA0,38400n8\0" \
141 BOOTENV \
142 "mcmemsize=0x70000000\0" \
143 XSPI_MC_INIT_CMD \
Priyanka Jain16744062019-01-24 05:22:18 +0000144 "scan_dev_for_boot_part=" \
145 "part list ${devtype} ${devnum} devplist; " \
146 "env exists devplist || setenv devplist 1; " \
147 "for distro_bootpart in ${devplist}; do " \
148 "if fstype ${devtype} " \
149 "${devnum}:${distro_bootpart} " \
150 "bootfstype; then " \
151 "run scan_dev_for_boot; " \
152 "fi; " \
153 "done\0" \
Priyanka Jain16744062019-01-24 05:22:18 +0000154 "boot_a_script=" \
155 "load ${devtype} ${devnum}:${distro_bootpart} " \
156 "${scriptaddr} ${prefix}${script}; " \
157 "env exists secureboot && load ${devtype} " \
158 "${devnum}:${distro_bootpart} " \
159 "${scripthdraddr} ${prefix}${boot_script_hdr} " \
160 "&& esbc_validate ${scripthdraddr};" \
161 "source ${scriptaddr}\0"
162
163#define XSPI_NOR_BOOTCOMMAND \
Kuldeep Singh3e78c332020-03-12 15:13:00 +0530164 "sf probe 0:0; " \
165 "sf read 0x806c0000 0x6c0000 0x40000; " \
166 "env exists mcinitcmd && env exists secureboot" \
167 " && esbc_validate 0x806c0000; " \
168 "sf read 0x80d00000 0xd00000 0x100000; " \
Priyanka Jain16744062019-01-24 05:22:18 +0000169 "env exists mcinitcmd && " \
Kuldeep Singh3e78c332020-03-12 15:13:00 +0530170 "fsl_mc lazyapply dpl 0x80d00000; " \
Priyanka Jain16744062019-01-24 05:22:18 +0000171 "run distro_bootcmd;run xspi_bootcmd; " \
172 "env exists secureboot && esbc_halt;"
173
174#define SD_BOOTCOMMAND \
175 "env exists mcinitcmd && mmcinfo; " \
Pankaj Bansal1972a532019-07-17 10:33:54 +0000176 "mmc read 0x80d00000 0x6800 0x800; " \
Priyanka Jain16744062019-01-24 05:22:18 +0000177 "env exists mcinitcmd && env exists secureboot " \
Priyanka Singhe29ef972020-01-22 10:31:22 +0000178 " && mmc read 0x806C0000 0x3600 0x20 " \
179 "&& esbc_validate 0x806C0000;env exists mcinitcmd " \
Pankaj Bansal1972a532019-07-17 10:33:54 +0000180 "&& fsl_mc lazyapply dpl 0x80d00000;" \
Priyanka Jain16744062019-01-24 05:22:18 +0000181 "run distro_bootcmd;run sd_bootcmd;" \
182 "env exists secureboot && esbc_halt;"
183
Meenakshi Aggarwalbebebab2020-02-19 23:30:45 +0530184#define SD2_BOOTCOMMAND \
Meenakshi Aggarwale181a3d2020-04-27 19:56:40 +0530185 "mmc dev 1; env exists mcinitcmd && mmcinfo; " \
Meenakshi Aggarwalbebebab2020-02-19 23:30:45 +0530186 "mmc read 0x80d00000 0x6800 0x800; " \
187 "env exists mcinitcmd && env exists secureboot " \
Meenakshi Aggarwale181a3d2020-04-27 19:56:40 +0530188 " && mmc read 0x806C0000 0x3600 0x20 " \
189 "&& esbc_validate 0x806C0000;env exists mcinitcmd " \
Meenakshi Aggarwalbebebab2020-02-19 23:30:45 +0530190 "&& fsl_mc lazyapply dpl 0x80d00000;" \
191 "run distro_bootcmd;run sd2_bootcmd;" \
192 "env exists secureboot && esbc_halt;"
193
Daniel Klauerd7daa552022-02-09 15:53:41 +0100194#ifdef CONFIG_CMD_USB
195#define BOOT_TARGET_DEVICES_USB(func) func(USB, usb, 0)
196#else
197#define BOOT_TARGET_DEVICES_USB(func)
198#endif
199
200#ifdef CONFIG_MMC
201#define BOOT_TARGET_DEVICES_MMC(func, instance) func(MMC, mmc, instance)
202#else
203#define BOOT_TARGET_DEVICES_MMC(func)
204#endif
205
206#ifdef CONFIG_SCSI
207#define BOOT_TARGET_DEVICES_SCSI(func) func(SCSI, scsi, 0)
208#else
209#define BOOT_TARGET_DEVICES_SCSI(func)
210#endif
211
212#ifdef CONFIG_CMD_DHCP
213#define BOOT_TARGET_DEVICES_DHCP(func) func(DHCP, dhcp, na)
214#else
215#define BOOT_TARGET_DEVICES_DHCP(func)
216#endif
217
Priyanka Jain16744062019-01-24 05:22:18 +0000218#define BOOT_TARGET_DEVICES(func) \
Daniel Klauerd7daa552022-02-09 15:53:41 +0100219 BOOT_TARGET_DEVICES_USB(func) \
220 BOOT_TARGET_DEVICES_MMC(func, 0) \
221 BOOT_TARGET_DEVICES_MMC(func, 1) \
222 BOOT_TARGET_DEVICES_SCSI(func) \
223 BOOT_TARGET_DEVICES_DHCP(func)
Priyanka Jain16744062019-01-24 05:22:18 +0000224#include <config_distro_bootcmd.h>
225
Priyanka Jainfd45ca02018-11-28 13:04:27 +0000226#endif /* __LX2_COMMON_H */