blob: d5bb4efcc58a66f5632555e9494a21c1e07a4ada [file] [log] [blame]
Jagannadha Sutradharudu Tekifc0d22b2014-01-09 01:48:29 +05301/*
2 * Xilinx ZC770 XM013 board DTS
3 *
4 * Copyright (C) 2013 Xilinx, Inc.
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8/dts-v1/;
9#include "zynq-7000.dtsi"
10
11/ {
Jagannadha Sutradharudu Tekifc0d22b2014-01-09 01:48:29 +053012 compatible = "xlnx,zynq-zc770-xm013", "xlnx,zynq-7000";
Michal Simek1b27e662015-07-22 11:36:32 +020013 model = "Xilinx Zynq";
Masahiro Yamadad6367a22014-05-15 20:37:54 +090014
Masahiro Yamada87f645e2014-05-15 20:37:55 +090015 aliases {
Michal Simek1b27e662015-07-22 11:36:32 +020016 ethernet0 = &gem1;
17 i2c0 = &i2c1;
Masahiro Yamada87f645e2014-05-15 20:37:55 +090018 serial0 = &uart0;
Michal Simek48d4def2016-04-07 13:08:35 +020019 spi0 = &qspi;
20 spi1 = &spi0;
Masahiro Yamada87f645e2014-05-15 20:37:55 +090021 };
22
Michal Simek1b27e662015-07-22 11:36:32 +020023 chosen {
Michal Simek8073b862016-04-07 11:15:00 +020024 bootargs = "";
Michal Simekc9af95a2016-01-12 13:56:44 +010025 stdout-path = "serial0:115200n8";
Michal Simek1b27e662015-07-22 11:36:32 +020026 };
27
Michal Simeka8d362f2015-08-12 11:25:05 +020028 memory {
Masahiro Yamadad6367a22014-05-15 20:37:54 +090029 device_type = "memory";
Michal Simek1b27e662015-07-22 11:36:32 +020030 reg = <0x0 0x40000000>;
Masahiro Yamadad6367a22014-05-15 20:37:54 +090031 };
Jagannadha Sutradharudu Tekifc0d22b2014-01-09 01:48:29 +053032};
Michal Simek1b27e662015-07-22 11:36:32 +020033
Michal Simek1b27e662015-07-22 11:36:32 +020034&can1 {
35 status = "okay";
36};
37
38&gem1 {
39 status = "okay";
40 phy-mode = "rgmii-id";
41 phy-handle = <&ethernet_phy>;
42
43 ethernet_phy: ethernet-phy@7 {
44 reg = <7>;
45 };
46};
47
48&i2c1 {
49 status = "okay";
50 clock-frequency = <400000>;
51
52 si570: clock-generator@55 {
53 #clock-cells = <0>;
54 compatible = "silabs,si570";
55 temperature-stability = <50>;
56 reg = <0x55>;
57 factory-fout = <156250000>;
58 clock-frequency = <148500000>;
59 };
60};
61
Michal Simek48d4def2016-04-07 13:08:35 +020062&qspi {
63 status = "okay";
64};
65
Michal Simek49f44b92016-01-14 13:09:16 +010066&spi0 {
67 status = "okay";
68 num-cs = <4>;
69 is-decoded-cs = <0>;
70 eeprom: at25@0 {
71 at25,byte-len = <8192>;
72 at25,addr-mode = <2>;
73 at25,page-size = <32>;
74
75 compatible = "atmel,at25";
76 reg = <2>;
77 spi-max-frequency = <1000000>;
78 };
79};
80
Michal Simek1b27e662015-07-22 11:36:32 +020081&uart0 {
Simon Glass8c7323a2015-10-17 19:41:24 -060082 u-boot,dm-pre-reloc;
Michal Simek1b27e662015-07-22 11:36:32 +020083 status = "okay";
84};