blob: f8f1e99c4f52031f109d9874eb1ec134e4dd5642 [file] [log] [blame]
Jagan Tekid3c38282018-05-07 13:03:26 +05301#
2# Phy drivers for Allwinner platforms
3#
4config PHY_SUN4I_USB
5 bool "Allwinner Sun4I USB PHY driver"
6 depends on ARCH_SUNXI
Samuel Hollandc70137c2021-09-12 09:22:42 -05007 select DM_REGULATOR
Jagan Tekid3c38282018-05-07 13:03:26 +05308 select PHY
9 help
10 Enable this to support the transceiver that is part of Allwinner
11 sunxi SoCs.
12
13 This driver controls the entire USB PHY block, both the USB OTG
14 parts, as well as the 2 regular USB 2 host PHYs.
Samuel Holland208d99e2021-07-05 13:29:01 +010015
Samuel Hollandacfdc462022-07-14 23:09:19 -050016config INITIAL_USB_SCAN_DELAY
17 int "Delay initial USB scan by x ms to allow builtin devices to init"
18 depends on PHY_SUN4I_USB
19 default 0
20 help
21 Some boards have on board usb devices which need longer than
22 the USB spec's 1 second to connect from board powerup. Set
23 this option to a nonzero value to add an extra delay before
24 the first USB bus scan.
25
Samuel Holland208d99e2021-07-05 13:29:01 +010026config PHY_SUN50I_USB3
27 bool "Allwinner sun50i USB3 PHY driver"
28 depends on ARCH_SUNXI
29 select PHY
30 help
31 Enable this to support the USB3 transceiver that is part of
32 Allwinner sun50i SoCs.