blob: 6eff98706f70f1362ed922608b7d54fd6fd0f470 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +09002/*
3 * Copyright (C) 2007,2008
4 * Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +09005 */
6
7#include <common.h>
8#include <ide.h>
Nobuhiro Iwamatsu4b366be2008-09-11 17:28:18 +09009#include <netdev.h>
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +090010#include <asm/processor.h>
Nobuhiro Iwamatsu51fe0b22008-06-17 16:27:44 +090011#include <asm/io.h>
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +090012
13int checkboard(void)
14{
15 puts("BOARD: Renesas Solutions R2D Plus\n");
16 return 0;
17}
18
19int board_init(void)
20{
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +090021 return 0;
22}
23
24int board_late_init(void)
25{
26 return 0;
27}
28
Nobuhiro Iwamatsu51fe0b22008-06-17 16:27:44 +090029#define FPGA_BASE 0xA4000000
30#define FPGA_CFCTL (FPGA_BASE + 0x04)
31#define CFCTL_EN (0x432)
32#define FPGA_CFPOW (FPGA_BASE + 0x06)
33#define CFPOW_ON (0x02)
34#define FPGA_CFCDINTCLR (FPGA_BASE + 0x2A)
35#define CFCDINTCLR_EN (0x01)
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +090036
Nobuhiro Iwamatsu51fe0b22008-06-17 16:27:44 +090037void ide_set_reset(int idereset)
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +090038{
39 /* if reset = 1 IDE reset will be asserted */
Nobuhiro Iwamatsu51fe0b22008-06-17 16:27:44 +090040 if (idereset) {
41 outw(CFCTL_EN, FPGA_CFCTL); /* CF enable */
42 outw(inw(FPGA_CFPOW)|CFPOW_ON, FPGA_CFPOW); /* Power OM */
43 outw(CFCDINTCLR_EN, FPGA_CFCDINTCLR); /* Int clear */
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +090044 }
45}
46
Ben Warren65b86232008-08-31 21:41:08 -070047int board_eth_init(bd_t *bis)
48{
49 return pci_eth_init(bis);
50}