blob: 41162ca202160e86749284e20f99e5f4ac88955c [file] [log] [blame]
Fabio Estevam77e62892012-09-13 03:18:20 +00001/*
2 * Copyright (C) 2012 Freescale Semiconductor, Inc.
3 *
4 * Configuration settings for the Freescale i.MX6Q SabreSD board.
5 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Fabio Estevam77e62892012-09-13 03:18:20 +00007 */
8
Fabio Estevamc5ca8972012-09-24 08:09:32 +00009#ifndef __MX6QSABRESD_CONFIG_H
10#define __MX6QSABRESD_CONFIG_H
Fabio Estevam77e62892012-09-13 03:18:20 +000011
John Tobias7706eae2014-11-12 14:27:44 -080012#ifdef CONFIG_SPL
13#define CONFIG_SPL_LIBCOMMON_SUPPORT
14#define CONFIG_SPL_MMC_SUPPORT
15#include "imx6_spl.h"
16#endif
17
Fabio Estevam77e62892012-09-13 03:18:20 +000018#define CONFIG_MACH_TYPE 3980
Fabio Estevamc5ca8972012-09-24 08:09:32 +000019#define CONFIG_MXC_UART_BASE UART1_BASE
Otavio Salvador1c0b9be2012-09-26 11:37:01 +000020#define CONFIG_CONSOLE_DEV "ttymxc0"
Otavio Salvadorc0bfaab2012-10-02 09:22:10 +000021#define CONFIG_MMCROOT "/dev/mmcblk1p2"
Fabio Estevam7a3b0992013-09-17 22:55:59 -030022#if defined(CONFIG_MX6Q)
Otavio Salvadore5dd0a22013-01-10 09:45:09 +000023#define CONFIG_DEFAULT_FDT_FILE "imx6q-sabresd.dtb"
Fabio Estevam7a3b0992013-09-17 22:55:59 -030024#elif defined(CONFIG_MX6DL)
25#define CONFIG_DEFAULT_FDT_FILE "imx6dl-sabresd.dtb"
26#endif
Fabio Estevamc5ca8972012-09-24 08:09:32 +000027#define PHYS_SDRAM_SIZE (1u * 1024 * 1024 * 1024)
Fabio Estevam77e62892012-09-13 03:18:20 +000028
Otavio Salvador134629c2014-01-06 13:27:20 -020029#define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */
30
Pierre Aubertec10aed2013-06-04 09:00:15 +020031#include "mx6sabre_common.h"
Otavio Salvador1c0b9be2012-09-26 11:37:01 +000032
Shawn Guo7e5e8332012-12-30 14:14:59 +000033#define CONFIG_SYS_FSL_USDHC_NUM 3
34#if defined(CONFIG_ENV_IS_IN_MMC)
Fabio Estevam3cce37d2013-01-10 09:00:53 +000035#define CONFIG_SYS_MMC_ENV_DEV 1 /* SDHC3 */
Shawn Guo7e5e8332012-12-30 14:14:59 +000036#endif
37
Marek Vasut0e99f012014-03-23 22:45:41 +010038#define CONFIG_CMD_PCI
39#ifdef CONFIG_CMD_PCI
40#define CONFIG_PCI
41#define CONFIG_PCI_PNP
42#define CONFIG_PCI_SCAN_SHOW
43#define CONFIG_PCIE_IMX
44#define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
45#define CONFIG_PCIE_IMX_POWER_GPIO IMX_GPIO_NR(3, 19)
46#endif
47
Fabio Estevamba92ad62014-05-09 13:15:42 -030048/* I2C Configs */
49#define CONFIG_CMD_I2C
50#define CONFIG_SYS_I2C
51#define CONFIG_SYS_I2C_MXC
York Sunf1a52162015-03-20 10:20:40 -070052#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
Fabio Estevamba92ad62014-05-09 13:15:42 -030053#define CONFIG_SYS_I2C_SPEED 100000
54
55/* PMIC */
56#define CONFIG_POWER
57#define CONFIG_POWER_I2C
58#define CONFIG_POWER_PFUZE100
59#define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
60
Peng Fanc9498fa2014-12-02 09:55:27 +080061/* USB Configs */
62#define CONFIG_CMD_USB
63#ifdef CONFIG_CMD_USB
64#define CONFIG_USB_EHCI
65#define CONFIG_USB_EHCI_MX6
66#define CONFIG_USB_STORAGE
67#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
68#define CONFIG_USB_HOST_ETHER
69#define CONFIG_USB_ETHER_ASIX
70#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
71#define CONFIG_MXC_USB_FLAGS 0
72#define CONFIG_USB_MAX_CONTROLLER_COUNT 1 /* Enabled USB controller number */
73#endif
74
Fabio Estevamc5ca8972012-09-24 08:09:32 +000075#endif /* __MX6QSABRESD_CONFIG_H */