blob: 96f02d68ede3551e34beeda5a42ea1ee9f081f01 [file] [log] [blame]
Dirk Eibachb355f172015-10-28 11:46:32 +01001/*
2 * (C) Copyright 2014
3 * Dirk Eibach, Guntermann & Drunck GmbH, eibach@gdsys.de
4 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8#include <common.h>
9
10#include <gdsys_fpga.h>
11
12enum {
13 UNITTYPE_MAIN_SERVER = 0,
14 UNITTYPE_MAIN_USER = 1,
15 UNITTYPE_VIDEO_SERVER = 2,
16 UNITTYPE_VIDEO_USER = 3,
17};
18
19enum {
20 UNITTYPEPCB_DVI = 0,
21 UNITTYPEPCB_DP_165 = 1,
22 UNITTYPEPCB_DP_300 = 2,
23 UNITTYPEPCB_HDMI = 3,
24};
25
26enum {
27 COMPRESSION_NONE = 0,
28 COMPRESSION_TYPE1_DELTA = 1,
29 COMPRESSION_TYPE1_TYPE2_DELTA = 3,
30};
31
32enum {
33 AUDIO_NONE = 0,
34 AUDIO_TX = 1,
35 AUDIO_RX = 2,
36 AUDIO_RXTX = 3,
37};
38
39enum {
40 SYSCLK_147456 = 0,
41};
42
43enum {
44 RAM_DDR2_32 = 0,
45 RAM_DDR3_32 = 1,
Dirk Eibach30d07bb2015-10-28 11:46:33 +010046 RAM_DDR3_48 = 2,
Dirk Eibachb355f172015-10-28 11:46:32 +010047};
48
49enum {
50 CARRIER_SPEED_1G = 0,
51 CARRIER_SPEED_2_5G = 1,
52};
53
54bool ioep_fpga_has_osd(unsigned int fpga)
55{
56 u16 fpga_features;
57 unsigned feature_osd;
58
59 FPGA_GET_REG(0, fpga_features, &fpga_features);
60 feature_osd = fpga_features & (1<<11);
61
62 return feature_osd;
63}
64
65void ioep_fpga_print_info(unsigned int fpga)
66{
67 u16 versions;
68 u16 fpga_version;
69 u16 fpga_features;
70 unsigned unit_type;
71 unsigned unit_type_pcb_video;
72 unsigned feature_compression;
73 unsigned feature_osd;
74 unsigned feature_audio;
75 unsigned feature_sysclock;
76 unsigned feature_ramconfig;
77 unsigned feature_carrier_speed;
78 unsigned feature_carriers;
79 unsigned feature_video_channels;
80
81 FPGA_GET_REG(fpga, versions, &versions);
82 FPGA_GET_REG(fpga, fpga_version, &fpga_version);
83 FPGA_GET_REG(fpga, fpga_features, &fpga_features);
84
85 unit_type = (versions & 0xf000) >> 12;
86 unit_type_pcb_video = (versions & 0x01c0) >> 6;
87 feature_compression = (fpga_features & 0xe000) >> 13;
88 feature_osd = fpga_features & (1<<11);
89 feature_audio = (fpga_features & 0x0600) >> 9;
90 feature_sysclock = (fpga_features & 0x0180) >> 7;
91 feature_ramconfig = (fpga_features & 0x0060) >> 5;
92 feature_carrier_speed = fpga_features & (1<<4);
93 feature_carriers = (fpga_features & 0x000c) >> 2;
94 feature_video_channels = fpga_features & 0x0003;
95
96 switch (unit_type) {
97 case UNITTYPE_MAIN_SERVER:
98 case UNITTYPE_MAIN_USER:
99 printf("Mainchannel");
100 break;
101
102 case UNITTYPE_VIDEO_SERVER:
103 case UNITTYPE_VIDEO_USER:
104 printf("Videochannel");
105 break;
106
107 default:
108 printf("UnitType %d(not supported)", unit_type);
109 break;
110 }
111
112 switch (unit_type) {
113 case UNITTYPE_MAIN_SERVER:
114 case UNITTYPE_VIDEO_SERVER:
115 printf(" Server");
116 if (versions & (1<<4))
117 printf(" UC");
118 break;
119
120 case UNITTYPE_MAIN_USER:
121 case UNITTYPE_VIDEO_USER:
122 printf(" User");
123 break;
124
125 default:
126 break;
127 }
128
129 if (versions & (1<<5))
130 printf(" Fiber");
131 else
132 printf(" CAT");
133
134 switch (unit_type_pcb_video) {
135 case UNITTYPEPCB_DVI:
136 printf(" DVI,");
137 break;
138
139 case UNITTYPEPCB_DP_165:
140 printf(" DP 165MPix/s,");
141 break;
142
143 case UNITTYPEPCB_DP_300:
144 printf(" DP 300MPix/s,");
145 break;
146
147 case UNITTYPEPCB_HDMI:
148 printf(" HDMI,");
149 break;
150 }
151
152 printf(" FPGA V %d.%02d\n features:",
153 fpga_version / 100, fpga_version % 100);
154
155
156 switch (feature_compression) {
157 case COMPRESSION_NONE:
158 printf(" no compression");
159 break;
160
161 case COMPRESSION_TYPE1_DELTA:
162 printf(" type1-deltacompression");
163 break;
164
165 case COMPRESSION_TYPE1_TYPE2_DELTA:
166 printf(" type1-deltacompression, type2-inlinecompression");
167 break;
168
169 default:
170 printf(" compression %d(not supported)", feature_compression);
171 break;
172 }
173
174 printf(", %sosd", feature_osd ? "" : "no ");
175
176 switch (feature_audio) {
177 case AUDIO_NONE:
178 printf(", no audio");
179 break;
180
181 case AUDIO_TX:
182 printf(", audio tx");
183 break;
184
185 case AUDIO_RX:
186 printf(", audio rx");
187 break;
188
189 case AUDIO_RXTX:
190 printf(", audio rx+tx");
191 break;
192
193 default:
194 printf(", audio %d(not supported)", feature_audio);
195 break;
196 }
197
198 puts(",\n ");
199
200 switch (feature_sysclock) {
201 case SYSCLK_147456:
202 printf("clock 147.456 MHz");
203 break;
204
205 default:
206 printf("clock %d(not supported)", feature_sysclock);
207 break;
208 }
209
210 switch (feature_ramconfig) {
211 case RAM_DDR2_32:
212 printf(", RAM 32 bit DDR2");
213 break;
214
215 case RAM_DDR3_32:
216 printf(", RAM 32 bit DDR3");
217 break;
218
Dirk Eibach30d07bb2015-10-28 11:46:33 +0100219 case RAM_DDR3_48:
220 printf(", RAM 48 bit DDR3");
221 break;
222
Dirk Eibachb355f172015-10-28 11:46:32 +0100223 default:
224 printf(", RAM %d(not supported)", feature_ramconfig);
225 break;
226 }
227
228 printf(", %d carrier(s) %s", feature_carriers,
229 feature_carrier_speed ? "2.5Gbit/s" : "1Gbit/s");
230
231 printf(", %d video channel(s)\n", feature_video_channels);
232}