blob: 89ef95aab891735ac1c0e80cf42ef3b731c32ff8 [file] [log] [blame]
Ying Zhangdfb2b152013-08-16 15:16:12 +08001/*
2 * Copyright 2013 Freescale Semiconductor, Inc.
3 *
York Sunb27fef52013-08-20 10:15:37 -07004 * SPDX-License-Identifier: GPL-2.0+
Ying Zhangdfb2b152013-08-16 15:16:12 +08005 */
6
7#include <common.h>
Simon Glassa73bda42015-11-08 23:47:45 -07008#include <console.h>
Ying Zhangdfb2b152013-08-16 15:16:12 +08009#include <ns16550.h>
10#include <malloc.h>
11#include <mmc.h>
12#include <nand.h>
13#include <i2c.h>
14#include "../common/ngpixis.h"
15#include <fsl_esdhc.h>
Ying Zhang9b155ca2013-08-16 15:16:14 +080016#include <spi_flash.h>
Ying Zhangdfb2b152013-08-16 15:16:12 +080017
18DECLARE_GLOBAL_DATA_PTR;
19
20static const u32 sysclk_tbl[] = {
21 66666000, 7499900, 83332500, 8999900,
22 99999000, 11111000, 12499800, 13333200
23};
24
York Sun863e8d82014-02-11 11:57:26 -080025phys_size_t get_effective_memsize(void)
Ying Zhangdfb2b152013-08-16 15:16:12 +080026{
27 return CONFIG_SYS_L2_SIZE;
28}
29
30void board_init_f(ulong bootflag)
31{
32 int px_spd;
33 u32 plat_ratio, sys_clk, bus_clk;
34 ccsr_gur_t *gur = (void *)CONFIG_SYS_MPC85xx_GUTS_ADDR;
35
36 console_init_f();
37
38 /* Set pmuxcr to allow both i2c1 and i2c2 */
39 setbits_be32(&gur->pmuxcr, in_be32(&gur->pmuxcr) | 0x1000);
40 setbits_be32(&gur->pmuxcr,
41 in_be32(&gur->pmuxcr) | MPC85xx_PMUXCR_SD_DATA);
42
Ying Zhang9b155ca2013-08-16 15:16:14 +080043#ifdef CONFIG_SPL_SPI_BOOT
44 /* Enable the SPI */
45 clrsetbits_8(&pixis->brdcfg0, PIXIS_ELBC_SPI_MASK, PIXIS_SPI);
46#endif
47
Ying Zhangdfb2b152013-08-16 15:16:12 +080048 /* Read back the register to synchronize the write. */
49 in_be32(&gur->pmuxcr);
50
51 /* initialize selected port with appropriate baud rate */
52 px_spd = in_8((unsigned char *)(PIXIS_BASE + PIXIS_SPD));
53 sys_clk = sysclk_tbl[px_spd & PIXIS_SPD_SYSCLK_MASK];
54 plat_ratio = in_be32(&gur->porpllsr) & MPC85xx_PORPLLSR_PLAT_RATIO;
55 bus_clk = sys_clk * plat_ratio / 2;
56
57 NS16550_init((NS16550_t)CONFIG_SYS_NS16550_COM1,
58 bus_clk / 16 / CONFIG_BAUDRATE);
59#ifdef CONFIG_SPL_MMC_BOOT
60 puts("\nSD boot...\n");
Ying Zhang9b155ca2013-08-16 15:16:14 +080061#elif defined(CONFIG_SPL_SPI_BOOT)
62 puts("\nSPI Flash boot...\n");
Ying Zhangdfb2b152013-08-16 15:16:12 +080063#endif
64
65 /* copy code to RAM and jump to it - this should not return */
66 /* NOTE - code has to be copied out of NAND buffer before
67 * other blocks can be read.
68 */
69 relocate_code(CONFIG_SPL_RELOC_STACK, 0, CONFIG_SPL_RELOC_TEXT_BASE);
70}
71
72void board_init_r(gd_t *gd, ulong dest_addr)
73{
74 /* Pointer is writable since we allocated a register for it */
75 gd = (gd_t *)CONFIG_SPL_GD_ADDR;
76 bd_t *bd;
77
78 memset(gd, 0, sizeof(gd_t));
79 bd = (bd_t *)(CONFIG_SPL_GD_ADDR + sizeof(gd_t));
80 memset(bd, 0, sizeof(bd_t));
81 gd->bd = bd;
82 bd->bi_memstart = CONFIG_SYS_INIT_L2_ADDR;
83 bd->bi_memsize = CONFIG_SYS_L2_SIZE;
84
85 probecpu();
86 get_clocks();
87 mem_malloc_init(CONFIG_SPL_RELOC_MALLOC_ADDR,
88 CONFIG_SPL_RELOC_MALLOC_SIZE);
Ying Zhang9c2e84f2013-08-16 15:16:16 +080089#ifndef CONFIG_SPL_NAND_BOOT
Ying Zhangdfb2b152013-08-16 15:16:12 +080090 env_init();
Ying Zhang9c2e84f2013-08-16 15:16:16 +080091#endif
Ying Zhangdfb2b152013-08-16 15:16:12 +080092#ifdef CONFIG_SPL_MMC_BOOT
93 mmc_initialize(bd);
94#endif
95 /* relocate environment function pointers etc. */
Ying Zhang9c2e84f2013-08-16 15:16:16 +080096#ifdef CONFIG_SPL_NAND_BOOT
97 nand_spl_load_image(CONFIG_ENV_OFFSET, CONFIG_ENV_SIZE,
98 (uchar *)CONFIG_ENV_ADDR);
99
100 gd->env_addr = (ulong)(CONFIG_ENV_ADDR);
101 gd->env_valid = 1;
102#else
Ying Zhangdfb2b152013-08-16 15:16:12 +0800103 env_relocate();
Ying Zhang9c2e84f2013-08-16 15:16:16 +0800104#endif
Ying Zhangdfb2b152013-08-16 15:16:12 +0800105
Ying Zhang4393f952013-09-04 17:03:45 +0800106#ifdef CONFIG_SYS_I2C
107 i2c_init_all();
108#else
109 i2c_init(CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE);
110#endif
Ying Zhangdfb2b152013-08-16 15:16:12 +0800111
112 gd->ram_size = initdram(0);
Ying Zhang9c2e84f2013-08-16 15:16:16 +0800113#ifdef CONFIG_SPL_NAND_BOOT
114 puts("Tertiary program loader running in sram...");
115#else
Ying Zhangdfb2b152013-08-16 15:16:12 +0800116 puts("Second program loader running in sram...\n");
Ying Zhang9c2e84f2013-08-16 15:16:16 +0800117#endif
Ying Zhangdfb2b152013-08-16 15:16:12 +0800118
119#ifdef CONFIG_SPL_MMC_BOOT
120 mmc_boot();
Ying Zhang9b155ca2013-08-16 15:16:14 +0800121#elif defined(CONFIG_SPL_SPI_BOOT)
122 spi_boot();
Ying Zhang9c2e84f2013-08-16 15:16:16 +0800123#elif defined(CONFIG_SPL_NAND_BOOT)
124 nand_boot();
Ying Zhangdfb2b152013-08-16 15:16:12 +0800125#endif
126}