blob: 04c456ff9f1577b61f8bc2db7ac0cdd32e01620b [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
TsiChung Liewe7e4fc82008-10-22 11:38:21 +00002/*
3 * Configuation settings for the Freescale MCF53017EVB.
4 *
5 * Copyright (C) 2004-2008 Freescale Semiconductor, Inc.
6 * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
TsiChung Liewe7e4fc82008-10-22 11:38:21 +00007 */
8
9/*
10 * board/config.h - configuration options, board specific
11 */
12
13#ifndef _M53017EVB_H
14#define _M53017EVB_H
15
16/*
17 * High Level Configuration Options
18 * (easy to change)
19 */
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000020
Tom Rini6a5dccc2022-11-16 13:10:41 -050021#define CFG_SYS_UART_PORT (0)
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000022
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000023#ifdef CONFIG_MCFFEC
Tom Rini6a5dccc2022-11-16 13:10:41 -050024# define CFG_SYS_TX_ETH_BUFFER 8
25# define CFG_SYS_FEC_BUF_USE_SRAM
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000026#endif
27
Tom Rini6a5dccc2022-11-16 13:10:41 -050028#define CFG_SYS_RTC_CNT (0x8000)
29#define CFG_SYS_RTC_SETUP (RTC_OCEN_OSCBYP | RTC_OCEN_CLKEN)
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000030
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000031/* I2C */
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000032
Tom Rinic9edebe2022-12-04 10:03:50 -050033#define CFG_EXTRA_ENV_SETTINGS \
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000034 "netdev=eth0\0" \
35 "loadaddr=40010000\0" \
36 "u-boot=u-boot.bin\0" \
37 "load=tftp ${loadaddr) ${u-boot}\0" \
38 "upd=run load; run prog\0" \
39 "prog=prot off 0 3ffff;" \
40 "era 0 3ffff;" \
41 "cp.b ${loadaddr} 0 ${filesize};" \
42 "save\0" \
43 ""
44
Tom Rini0bb9b092022-12-04 10:13:37 -050045#define CFG_PRAM 512 /* 512 KB */
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000046
Tom Rini6a5dccc2022-11-16 13:10:41 -050047#define CFG_SYS_CLK 80000000
48#define CFG_SYS_CPU_CLK CFG_SYS_CLK * 3
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000049
Tom Rini6a5dccc2022-11-16 13:10:41 -050050#define CFG_SYS_MBAR 0xFC000000
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000051
52/*
53 * Low Level Configuration Settings
54 * (address mappings, register initial values, etc.)
55 * You should know what you are doing if you make changes here.
56 */
57/*
58 * Definitions for initial stack pointer and data area (in DPRAM)
59 */
Tom Rini6a5dccc2022-11-16 13:10:41 -050060#define CFG_SYS_INIT_RAM_ADDR 0x80000000
61#define CFG_SYS_INIT_RAM_SIZE 0x20000 /* Size of used area in internal SRAM */
62#define CFG_SYS_INIT_RAM_CTRL 0x221
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000063
64/*
65 * Start addresses for the final memory configuration
66 * (Set up by the startup code)
Tom Rinibb4dd962022-11-16 13:10:37 -050067 * Please note that CFG_SYS_SDRAM_BASE _must_ start at 0
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000068 */
Tom Rinibb4dd962022-11-16 13:10:37 -050069#define CFG_SYS_SDRAM_BASE 0x40000000
70#define CFG_SYS_SDRAM_SIZE 64 /* SDRAM size in MB */
71#define CFG_SYS_SDRAM_CFG1 0x43711630
72#define CFG_SYS_SDRAM_CFG2 0x56670000
73#define CFG_SYS_SDRAM_CTRL 0xE1092000
74#define CFG_SYS_SDRAM_EMOD 0x80010000
75#define CFG_SYS_SDRAM_MODE 0x00CD0000
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000076
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000077/*
78 * For booting Linux, the board info and command line data
79 * have to be in the first 8 MB of memory, since this is
80 * the maximum mapped by the Linux kernel during initialization ??
81 */
Tom Rini6a5dccc2022-11-16 13:10:41 -050082#define CFG_SYS_BOOTMAPSZ (CFG_SYS_SDRAM_BASE + (CFG_SYS_SDRAM_SIZE << 20))
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000083
84/*-----------------------------------------------------------------------
85 * FLASH organization
86 */
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000087#ifdef CONFIG_SYS_FLASH_CFI
Tom Rini6a5dccc2022-11-16 13:10:41 -050088# define CFG_SYS_FLASH_SIZE 0x1000000 /* Max size that the board might have */
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000089#endif
90
Tom Rini6a5dccc2022-11-16 13:10:41 -050091#define CFG_SYS_FLASH_BASE CFG_SYS_CS0_BASE
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000092
93/* Configuration for environment
94 * Environment is embedded in u-boot in the second sector of the flash
95 */
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000096
angelo@sysam.it6312a952015-03-29 22:54:16 +020097#define LDS_BOARD_TEXT \
98 . = DEFINED(env_offset) ? env_offset : .; \
Simon Glass547cb402017-08-03 12:21:49 -060099 env/embedded.o(.text*)
angelo@sysam.it6312a952015-03-29 22:54:16 +0200100
TsiChung Liewe7e4fc82008-10-22 11:38:21 +0000101/*-----------------------------------------------------------------------
102 * Cache Configuration
103 */
TsiChung Liewe7e4fc82008-10-22 11:38:21 +0000104
Tom Rini6a5dccc2022-11-16 13:10:41 -0500105#define ICACHE_STATUS (CFG_SYS_INIT_RAM_ADDR + \
106 CFG_SYS_INIT_RAM_SIZE - 8)
107#define DCACHE_STATUS (CFG_SYS_INIT_RAM_ADDR + \
108 CFG_SYS_INIT_RAM_SIZE - 4)
109#define CFG_SYS_ICACHE_INV (CF_CACR_CINVA)
110#define CFG_SYS_CACHE_ACR0 (CFG_SYS_SDRAM_BASE | \
Tom Rinibb4dd962022-11-16 13:10:37 -0500111 CF_ADDRMASK(CFG_SYS_SDRAM_SIZE) | \
TsiChung Liew0ee47d42010-03-11 22:12:53 -0600112 CF_ACR_EN | CF_ACR_SM_ALL)
Tom Rini6a5dccc2022-11-16 13:10:41 -0500113#define CFG_SYS_CACHE_ICACR (CF_CACR_EC | CF_CACR_CINVA | \
TsiChung Liew0ee47d42010-03-11 22:12:53 -0600114 CF_CACR_DCM_P)
115
TsiChung Liewe7e4fc82008-10-22 11:38:21 +0000116/*-----------------------------------------------------------------------
117 * Chipselect bank definitions
118 */
119/*
120 * CS0 - NOR Flash
121 * CS1 - Ext SRAM
122 * CS2 - Available
123 * CS3 - Available
124 * CS4 - Available
125 * CS5 - Available
126 */
Tom Rini6a5dccc2022-11-16 13:10:41 -0500127#define CFG_SYS_CS0_BASE 0
128#define CFG_SYS_CS0_MASK 0x00FF0001
129#define CFG_SYS_CS0_CTRL 0x00001FA0
TsiChung Liewe7e4fc82008-10-22 11:38:21 +0000130
Tom Rini6a5dccc2022-11-16 13:10:41 -0500131#define CFG_SYS_CS1_BASE 0xC0000000
132#define CFG_SYS_CS1_MASK 0x00070001
133#define CFG_SYS_CS1_CTRL 0x00001FA0
TsiChung Liewe7e4fc82008-10-22 11:38:21 +0000134
Angelo Dureghello49becce2023-02-25 23:25:26 +0100135#define CFG_MCFTMR
136
TsiChung Liewe7e4fc82008-10-22 11:38:21 +0000137#endif /* _M53017EVB_H */