blob: 7c0d3db1e330e6cc00cdaac17e5b19ec04aef467 [file] [log] [blame]
Marek Vasut2e8edf52013-04-25 10:16:03 +00001/*
2 * DENX M53 configuration
3 * Copyright (C) 2012-2013 Marek Vasut <marex@denx.de>
4 *
Wolfgang Denkbd8ec7e2013-10-07 13:07:26 +02005 * SPDX-License-Identifier: GPL-2.0+
Marek Vasut2e8edf52013-04-25 10:16:03 +00006 */
7
8#ifndef __M53EVK_CONFIG_H__
9#define __M53EVK_CONFIG_H__
10
11#define CONFIG_MX53
12#define CONFIG_MXC_GPIO
Marek Vasut2e8edf52013-04-25 10:16:03 +000013
14#include <asm/arch/imx-regs.h>
15
16#define CONFIG_DISPLAY_CPUINFO
17#define CONFIG_BOARD_EARLY_INIT_F
18#define CONFIG_REVISION_TAG
19#define CONFIG_SYS_NO_FLASH
20
21/*
22 * U-Boot Commands
23 */
24#include <config_cmd_default.h>
25#define CONFIG_DISPLAY_BOARDINFO
26#define CONFIG_DOS_PARTITION
27
28#define CONFIG_CMD_DATE
29#define CONFIG_CMD_DHCP
30#define CONFIG_CMD_EXT2
31#define CONFIG_CMD_FAT
32#define CONFIG_CMD_I2C
33#define CONFIG_CMD_MII
34#define CONFIG_CMD_MMC
35#define CONFIG_CMD_NAND
36#define CONFIG_CMD_NET
37#define CONFIG_CMD_PING
38#define CONFIG_CMD_SATA
39#define CONFIG_CMD_USB
Marek Vasutfb59a782013-12-02 17:01:42 +010040#define CONFIG_VIDEO
Marek Vasut2e8edf52013-04-25 10:16:03 +000041
Marek Vasut3a5d2ed2014-01-21 22:00:11 +010042#define CONFIG_REGEX /* Enable regular expression support */
43
Marek Vasut2e8edf52013-04-25 10:16:03 +000044/*
45 * Memory configurations
46 */
47#define CONFIG_NR_DRAM_BANKS 2
48#define PHYS_SDRAM_1 CSD0_BASE_ADDR
Marek Vasut448cd282014-03-28 08:31:01 +010049#define PHYS_SDRAM_1_SIZE (gd->bd->bi_dram[0].size)
Marek Vasut2e8edf52013-04-25 10:16:03 +000050#define PHYS_SDRAM_2 CSD1_BASE_ADDR
Marek Vasut448cd282014-03-28 08:31:01 +010051#define PHYS_SDRAM_2_SIZE (gd->bd->bi_dram[1].size)
52#define PHYS_SDRAM_SIZE (gd->ram_size)
Marek Vasut2e8edf52013-04-25 10:16:03 +000053#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
54#define CONFIG_SYS_MEMTEST_START 0x70000000
Marek Vasutb424ab92014-03-28 08:31:00 +010055#define CONFIG_SYS_MEMTEST_END 0x8ff00000
Marek Vasut2e8edf52013-04-25 10:16:03 +000056
57#define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
58#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
59#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
60
61#define CONFIG_SYS_INIT_SP_OFFSET \
62 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
63#define CONFIG_SYS_INIT_SP_ADDR \
64 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
65
66#define CONFIG_SYS_TEXT_BASE 0x71000000
67
68/*
69 * U-Boot general configurations
70 */
71#define CONFIG_SYS_LONGHELP
Marek Vasut2e8edf52013-04-25 10:16:03 +000072#define CONFIG_SYS_CBSIZE 1024 /* Console I/O buffer size */
73#define CONFIG_SYS_PBSIZE \
74 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
75 /* Print buffer size */
76#define CONFIG_SYS_MAXARGS 32 /* Max number of command args */
77#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
78 /* Boot argument buffer size */
79#define CONFIG_VERSION_VARIABLE /* U-BOOT version */
80#define CONFIG_AUTO_COMPLETE /* Command auto complete */
81#define CONFIG_CMDLINE_EDITING /* Command history etc */
82#define CONFIG_SYS_HUSH_PARSER
83
84/*
85 * Serial Driver
86 */
87#define CONFIG_MXC_UART
88#define CONFIG_MXC_UART_BASE UART2_BASE
89#define CONFIG_CONS_INDEX 1
90#define CONFIG_BAUDRATE 115200
91
92/*
93 * MMC Driver
94 */
95#ifdef CONFIG_CMD_MMC
96#define CONFIG_MMC
97#define CONFIG_GENERIC_MMC
98#define CONFIG_FSL_ESDHC
99#define CONFIG_SYS_FSL_ESDHC_ADDR 0
100#define CONFIG_SYS_FSL_ESDHC_NUM 1
101#endif
102
103/*
104 * NAND
105 */
106#define CONFIG_ENV_SIZE (16 * 1024)
107#ifdef CONFIG_CMD_NAND
108#define CONFIG_SYS_MAX_NAND_DEVICE 1
109#define CONFIG_SYS_NAND_BASE NFC_BASE_ADDR_AXI
110#define CONFIG_NAND_MXC
111#define CONFIG_MXC_NAND_REGS_BASE NFC_BASE_ADDR_AXI
112#define CONFIG_MXC_NAND_IP_REGS_BASE NFC_BASE_ADDR
113#define CONFIG_SYS_NAND_LARGEPAGE
114#define CONFIG_MXC_NAND_HWECC
115#define CONFIG_SYS_NAND_USE_FLASH_BBT
116
117/* Environment is in NAND */
118#define CONFIG_ENV_IS_IN_NAND
119#define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
120#define CONFIG_ENV_SECT_SIZE (128 * 1024)
121#define CONFIG_ENV_RANGE (512 * 1024)
122#define CONFIG_ENV_OFFSET 0x100000
123#define CONFIG_ENV_OFFSET_REDUND \
124 (CONFIG_ENV_OFFSET + CONFIG_ENV_RANGE)
125
126#define CONFIG_CMD_UBI
127#define CONFIG_CMD_UBIFS
128#define CONFIG_CMD_MTDPARTS
129#define CONFIG_RBTREE
130#define CONFIG_LZO
131#define CONFIG_MTD_DEVICE
132#define CONFIG_MTD_PARTITIONS
Marek Vasut33e4a812014-01-21 22:00:10 +0100133#define MTDIDS_DEFAULT "nand0=mxc_nand"
Marek Vasut2e8edf52013-04-25 10:16:03 +0000134#define MTDPARTS_DEFAULT \
Marek Vasut33e4a812014-01-21 22:00:10 +0100135 "mtdparts=mxc_nand:" \
Marek Vasut2e8edf52013-04-25 10:16:03 +0000136 "1m(bootloader)ro," \
137 "512k(environment)," \
138 "512k(redundant-environment)," \
139 "4m(kernel)," \
140 "128k(fdt)," \
141 "8m(ramdisk)," \
142 "-(filesystem)"
143#else
144#define CONFIG_ENV_IS_NOWHERE
145#endif
146
147/*
148 * Ethernet on SOC (FEC)
149 */
150#ifdef CONFIG_CMD_NET
151#define CONFIG_FEC_MXC
152#define IMX_FEC_BASE FEC_BASE_ADDR
153#define CONFIG_FEC_MXC_PHYADDR 0x0
154#define CONFIG_MII
155#define CONFIG_DISCOVER_PHY
156#define CONFIG_FEC_XCV_TYPE RMII
157#define CONFIG_PHYLIB
158#define CONFIG_PHY_MICREL
159#endif
160
161/*
162 * I2C
163 */
164#ifdef CONFIG_CMD_I2C
trem03997412013-09-21 18:13:36 +0200165#define CONFIG_SYS_I2C
166#define CONFIG_SYS_I2C_MXC
167#define CONFIG_SYS_SPD_BUS_NUM 1 /* I2C2 */
Marek Vasut2e8edf52013-04-25 10:16:03 +0000168#endif
169
170/*
171 * RTC
172 */
173#ifdef CONFIG_CMD_DATE
174#define CONFIG_RTC_M41T62
175#define CONFIG_SYS_I2C_RTC_ADDR 0x68
176#define CONFIG_SYS_M41T11_BASE_YEAR 2000
177#endif
178
179/*
180 * USB
181 */
182#ifdef CONFIG_CMD_USB
183#define CONFIG_USB_EHCI
184#define CONFIG_USB_EHCI_MX5
185#define CONFIG_USB_STORAGE
186#define CONFIG_USB_HOST_ETHER
187#define CONFIG_USB_ETHER_ASIX
188#define CONFIG_USB_ETHER_SMSC95XX
189#define CONFIG_MXC_USB_PORT 1
190#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
191#define CONFIG_MXC_USB_FLAGS 0
192#endif
193
194/*
195 * SATA
196 */
197#ifdef CONFIG_CMD_SATA
198#define CONFIG_DWC_AHSATA
199#define CONFIG_SYS_SATA_MAX_DEVICE 1
200#define CONFIG_DWC_AHSATA_PORT_ID 0
201#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_BASE_ADDR
202#define CONFIG_LBA48
203#define CONFIG_LIBATA
204#endif
205
206/*
Marek Vasutfb59a782013-12-02 17:01:42 +0100207 * LCD
208 */
209#ifdef CONFIG_VIDEO
210#define CONFIG_VIDEO_IPUV3
211#define CONFIG_CFB_CONSOLE
212#define CONFIG_VGA_AS_SINGLE_DEVICE
213#define CONFIG_SYS_CONSOLE_IS_IN_ENV
214#define CONFIG_VIDEO_BMP_RLE8
215#define CONFIG_SPLASH_SCREEN
216#define CONFIG_BMP_16BPP
217#define CONFIG_VIDEO_LOGO
218#define CONFIG_IPUV3_CLK 200000000
219#endif
220
221/*
Marek Vasut2e8edf52013-04-25 10:16:03 +0000222 * Boot Linux
223 */
224#define CONFIG_CMDLINE_TAG
225#define CONFIG_INITRD_TAG
226#define CONFIG_REVISION_TAG
227#define CONFIG_SETUP_MEMORY_TAGS
228#define CONFIG_BOOTDELAY 3
229#define CONFIG_BOOTFILE "m53evk/uImage"
230#define CONFIG_BOOTARGS "console=ttymxc1,115200"
231#define CONFIG_LOADADDR 0x70800000
232#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
233#define CONFIG_OF_LIBFDT
234
235/*
236 * NAND SPL
237 */
238#define CONFIG_SPL
239#define CONFIG_SPL_FRAMEWORK
240#define CONFIG_SPL_TARGET "u-boot-with-nand-spl.imx"
241#define CONFIG_SPL_BOARD_INIT
242#define CONFIG_SPL_TEXT_BASE 0x70008000
243#define CONFIG_SPL_PAD_TO 0x8000
244#define CONFIG_SPL_STACK 0x70004000
245#define CONFIG_SPL_GPIO_SUPPORT
246#define CONFIG_SPL_LIBCOMMON_SUPPORT
247#define CONFIG_SPL_LIBGENERIC_SUPPORT
248#define CONFIG_SPL_NAND_SUPPORT
249#define CONFIG_SPL_SERIAL_SUPPORT
250
251#define CONFIG_SYS_NAND_U_BOOT_OFFS CONFIG_SPL_PAD_TO
252#define CONFIG_SYS_NAND_PAGE_SIZE 2048
253#define CONFIG_SYS_NAND_OOBSIZE 64
254#define CONFIG_SYS_NAND_PAGE_COUNT 64
255#define CONFIG_SYS_NAND_SIZE (256 * 1024 * 1024)
256#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
257
258#endif /* __M53EVK_CONFIG_H__ */