blob: ccc97384f33dc5eea517e42cbca433c996d9cd2d [file] [log] [blame]
wdenkde887eb2003-09-10 18:20:28 +00001/*
2 * URB OHCI HCD (Host Controller Driver) for USB on the S3C2400.
3 *
4 * (C) Copyright 2003
Detlev Zundelf1b3f2b2009-05-13 10:54:10 +02005 * Gary Jennejohn, DENX Software Engineering <garyj@denx.de>
wdenkde887eb2003-09-10 18:20:28 +00006 *
wdenkbfad55d2005-03-14 23:56:42 +00007 * Note: Much of this code has been derived from Linux 2.4
8 * (C) Copyright 1999 Roman Weissgaerber <weissg@vienna.at>
9 * (C) Copyright 2000-2002 David Brownell
10 *
wdenkde887eb2003-09-10 18:20:28 +000011 * See file CREDITS for list of people who contributed to this
12 * project.
13 *
14 * This program is free software; you can redistribute it and/or
15 * modify it under the terms of the GNU General Public License as
16 * published by the Free Software Foundation; either version 2 of
17 * the License, or (at your option) any later version.
18 *
19 * This program is distributed in the hope that it will be useful,
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
22 * GNU General Public License for more details.
23 *
24 * You should have received a copy of the GNU General Public License
25 * along with this program; if not, write to the Free Software
26 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
27 * MA 02111-1307 USA
28 *
wdenkde887eb2003-09-10 18:20:28 +000029 */
30/*
31 * IMPORTANT NOTES
Mike Frysingercc93fc02009-01-01 18:27:27 -050032 * 1 - this driver is intended for use with USB Mass Storage Devices
wdenkde887eb2003-09-10 18:20:28 +000033 * (BBB) ONLY. There is NO support for Interrupt or Isochronous pipes!
34 */
35
36#include <common.h>
wdenk4ea537d2003-12-07 18:32:37 +000037/* #include <pci.h> no PCI on the S3C24X0 */
wdenkde887eb2003-09-10 18:20:28 +000038
kevin.morfitt@fearnside-systems.co.uke0d81312009-11-17 18:30:34 +090039#if defined(CONFIG_USB_OHCI) && defined(CONFIG_S3C24X0)
wdenkde887eb2003-09-10 18:20:28 +000040
kevin.morfitt@fearnside-systems.co.uke0d81312009-11-17 18:30:34 +090041#include <asm/arch/s3c24x0_cpu.h>
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +090042#include <asm/io.h>
wdenkde887eb2003-09-10 18:20:28 +000043#include <malloc.h>
44#include <usb.h>
45#include "usb_ohci.h"
46
47#define OHCI_USE_NPS /* force NoPowerSwitching mode */
48#undef OHCI_VERBOSE_DEBUG /* not always helpful */
49
50
51/* For initializing controller (mask in an HCFS mode too) */
52#define OHCI_CONTROL_INIT \
53 (OHCI_CTRL_CBSR & 0x3) | OHCI_CTRL_IE | OHCI_CTRL_PLE
54
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +090055#define min_t(type, x, y) \
56 ({ type __x = (x); type __y = (y); __x < __y ? __x : __y; })
wdenkde887eb2003-09-10 18:20:28 +000057
58#undef DEBUG
59#ifdef DEBUG
60#define dbg(format, arg...) printf("DEBUG: " format "\n", ## arg)
61#else
62#define dbg(format, arg...) do {} while(0)
63#endif /* DEBUG */
64#define err(format, arg...) printf("ERROR: " format "\n", ## arg)
65#undef SHOW_INFO
66#ifdef SHOW_INFO
67#define info(format, arg...) printf("INFO: " format "\n", ## arg)
68#else
69#define info(format, arg...) do {} while(0)
70#endif
71
72#define m16_swap(x) swap_16(x)
73#define m32_swap(x) swap_32(x)
74
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +090075/* global struct ohci */
76static struct ohci gohci;
wdenkde887eb2003-09-10 18:20:28 +000077/* this must be aligned to a 256 byte boundary */
78struct ohci_hcca ghcca[1];
79/* a pointer to the aligned storage */
80struct ohci_hcca *phcca;
81/* this allocates EDs for all possible endpoints */
82struct ohci_device ohci_dev;
83/* urb_priv */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +090084struct urb_priv urb_priv;
dzu8d7e4d12003-09-29 21:55:54 +000085/* RHSC flag */
86int got_rhsc;
87/* device which was disconnected */
88struct usb_device *devgone;
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +020089/* flag guarding URB transation */
90int urb_finished = 0;
wdenkde887eb2003-09-10 18:20:28 +000091
92/*-------------------------------------------------------------------------*/
93
94/* AMD-756 (D2 rev) reports corrupt register contents in some cases.
95 * The erratum (#4) description is incorrect. AMD's workaround waits
96 * till some bits (mostly reserved) are clear; ok for all revs.
97 */
98#define OHCI_QUIRK_AMD756 0xabcd
99#define read_roothub(hc, register, mask) ({ \
100 u32 temp = readl (&hc->regs->roothub.register); \
101 if (hc->flags & OHCI_QUIRK_AMD756) \
102 while (temp & mask) \
103 temp = readl (&hc->regs->roothub.register); \
104 temp; })
105
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900106static u32 roothub_a(struct ohci *hc)
107{
108 return read_roothub(hc, a, 0xfc0fe000);
109}
110static inline u32 roothub_b(struct ohci *hc)
111{
112 return readl(&hc->regs->roothub.b);
113}
114static inline u32 roothub_status(struct ohci *hc)
115{
116 return readl(&hc->regs->roothub.status);
117}
118static u32 roothub_portstatus(struct ohci *hc, int i)
119{
120 return read_roothub(hc, portstatus[i], 0xffe0fce0);
121}
wdenkde887eb2003-09-10 18:20:28 +0000122
123/* forward declaration */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900124static int hc_interrupt(void);
125static void td_submit_job(struct usb_device *dev, unsigned long pipe,
126 void *buffer, int transfer_len,
127 struct devrequest *setup, struct urb_priv *urb,
128 int interval);
wdenkde887eb2003-09-10 18:20:28 +0000129
130/*-------------------------------------------------------------------------*
131 * URB support functions
132 *-------------------------------------------------------------------------*/
133
134/* free HCD-private data associated with this URB */
135
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900136static void urb_free_priv(struct urb_priv *urb)
wdenkde887eb2003-09-10 18:20:28 +0000137{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900138 int i;
139 int last;
140 struct td *td;
wdenkde887eb2003-09-10 18:20:28 +0000141
142 last = urb->length - 1;
143 if (last >= 0) {
144 for (i = 0; i <= last; i++) {
145 td = urb->td[i];
146 if (td) {
147 td->usb_dev = NULL;
148 urb->td[i] = NULL;
149 }
150 }
151 }
152}
153
154/*-------------------------------------------------------------------------*/
155
156#ifdef DEBUG
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900157static int sohci_get_current_frame_number(struct usb_device *dev);
wdenkde887eb2003-09-10 18:20:28 +0000158
159/* debug| print the main components of an URB
160 * small: 0) header + data packets 1) just header */
161
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900162static void pkt_print(struct usb_device *dev, unsigned long pipe, void *buffer,
163 int transfer_len, struct devrequest *setup, char *str,
164 int small)
wdenkde887eb2003-09-10 18:20:28 +0000165{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900166 struct urb_priv *purb = &urb_priv;
wdenkde887eb2003-09-10 18:20:28 +0000167
168 dbg("%s URB:[%4x] dev:%2d,ep:%2d-%c,type:%s,len:%d/%d stat:%#lx",
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900169 str,
170 sohci_get_current_frame_number(dev),
171 usb_pipedevice(pipe),
172 usb_pipeendpoint(pipe),
173 usb_pipeout(pipe) ? 'O' : 'I',
174 usb_pipetype(pipe) < 2 ?
175 (usb_pipeint(pipe) ? "INTR" : "ISOC") :
176 (usb_pipecontrol(pipe) ? "CTRL" : "BULK"),
177 purb->actual_length, transfer_len, dev->status);
wdenkde887eb2003-09-10 18:20:28 +0000178#ifdef OHCI_VERBOSE_DEBUG
179 if (!small) {
180 int i, len;
181
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900182 if (usb_pipecontrol(pipe)) {
183 printf(__FILE__ ": cmd(8):");
184 for (i = 0; i < 8; i++)
185 printf(" %02x", ((__u8 *) setup)[i]);
186 printf("\n");
wdenkde887eb2003-09-10 18:20:28 +0000187 }
188 if (transfer_len > 0 && buffer) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900189 printf(__FILE__ ": data(%d/%d):",
190 purb->actual_length, transfer_len);
191 len = usb_pipeout(pipe) ?
192 transfer_len : purb->actual_length;
wdenkde887eb2003-09-10 18:20:28 +0000193 for (i = 0; i < 16 && i < len; i++)
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900194 printf(" %02x", ((__u8 *) buffer)[i]);
195 printf("%s\n", i < len ? "..." : "");
wdenkde887eb2003-09-10 18:20:28 +0000196 }
197 }
198#endif
199}
200
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900201/* just for debugging; prints non-empty branches of the
202 int ed tree inclusive iso eds*/
203void ep_print_int_eds(struct ohci *ohci, char *str)
204{
wdenkde887eb2003-09-10 18:20:28 +0000205 int i, j;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900206 __u32 *ed_p;
207 for (i = 0; i < 32; i++) {
wdenkde887eb2003-09-10 18:20:28 +0000208 j = 5;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900209 ed_p = &(ohci->hcca->int_table[i]);
wdenkde887eb2003-09-10 18:20:28 +0000210 if (*ed_p == 0)
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900211 continue;
212 printf(__FILE__ ": %s branch int %2d(%2x):", str, i, i);
wdenkde887eb2003-09-10 18:20:28 +0000213 while (*ed_p != 0 && j--) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900214 struct ed *ed = (struct ed *) m32_swap(ed_p);
215 printf(" ed: %4x;", ed->hwINFO);
wdenkde887eb2003-09-10 18:20:28 +0000216 ed_p = &ed->hwNextED;
217 }
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900218 printf("\n");
wdenkde887eb2003-09-10 18:20:28 +0000219 }
220}
221
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900222static void ohci_dump_intr_mask(char *label, __u32 mask)
wdenkde887eb2003-09-10 18:20:28 +0000223{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900224 dbg("%s: 0x%08x%s%s%s%s%s%s%s%s%s",
225 label,
226 mask,
227 (mask & OHCI_INTR_MIE) ? " MIE" : "",
228 (mask & OHCI_INTR_OC) ? " OC" : "",
229 (mask & OHCI_INTR_RHSC) ? " RHSC" : "",
230 (mask & OHCI_INTR_FNO) ? " FNO" : "",
231 (mask & OHCI_INTR_UE) ? " UE" : "",
232 (mask & OHCI_INTR_RD) ? " RD" : "",
233 (mask & OHCI_INTR_SF) ? " SF" : "",
234 (mask & OHCI_INTR_WDH) ? " WDH" : "",
235 (mask & OHCI_INTR_SO) ? " SO" : "");
wdenkde887eb2003-09-10 18:20:28 +0000236}
237
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900238static void maybe_print_eds(char *label, __u32 value)
wdenkde887eb2003-09-10 18:20:28 +0000239{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900240 struct ed *edp = (struct ed *) value;
wdenkde887eb2003-09-10 18:20:28 +0000241
242 if (value) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900243 dbg("%s %08x", label, value);
244 dbg("%08x", edp->hwINFO);
245 dbg("%08x", edp->hwTailP);
246 dbg("%08x", edp->hwHeadP);
247 dbg("%08x", edp->hwNextED);
wdenkde887eb2003-09-10 18:20:28 +0000248 }
249}
250
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900251static char *hcfs2string(int state)
wdenkde887eb2003-09-10 18:20:28 +0000252{
253 switch (state) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900254 case OHCI_USB_RESET:
255 return "reset";
256 case OHCI_USB_RESUME:
257 return "resume";
258 case OHCI_USB_OPER:
259 return "operational";
260 case OHCI_USB_SUSPEND:
261 return "suspend";
wdenkde887eb2003-09-10 18:20:28 +0000262 }
263 return "?";
264}
265
266/* dump control and status registers */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900267static void ohci_dump_status(struct ohci *controller)
wdenkde887eb2003-09-10 18:20:28 +0000268{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900269 struct ohci_regs *regs = controller->regs;
270 __u32 temp;
wdenkde887eb2003-09-10 18:20:28 +0000271
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900272 temp = readl(&regs->revision) & 0xff;
wdenkde887eb2003-09-10 18:20:28 +0000273 if (temp != 0x10)
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900274 dbg("spec %d.%d", (temp >> 4), (temp & 0x0f));
wdenkde887eb2003-09-10 18:20:28 +0000275
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900276 temp = readl(&regs->control);
277 dbg("control: 0x%08x%s%s%s HCFS=%s%s%s%s%s CBSR=%d", temp,
278 (temp & OHCI_CTRL_RWE) ? " RWE" : "",
279 (temp & OHCI_CTRL_RWC) ? " RWC" : "",
280 (temp & OHCI_CTRL_IR) ? " IR" : "",
281 hcfs2string(temp & OHCI_CTRL_HCFS),
282 (temp & OHCI_CTRL_BLE) ? " BLE" : "",
283 (temp & OHCI_CTRL_CLE) ? " CLE" : "",
284 (temp & OHCI_CTRL_IE) ? " IE" : "",
285 (temp & OHCI_CTRL_PLE) ? " PLE" : "", temp & OHCI_CTRL_CBSR);
wdenkde887eb2003-09-10 18:20:28 +0000286
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900287 temp = readl(&regs->cmdstatus);
288 dbg("cmdstatus: 0x%08x SOC=%d%s%s%s%s", temp,
289 (temp & OHCI_SOC) >> 16,
290 (temp & OHCI_OCR) ? " OCR" : "",
291 (temp & OHCI_BLF) ? " BLF" : "",
292 (temp & OHCI_CLF) ? " CLF" : "", (temp & OHCI_HCR) ? " HCR" : "");
wdenkde887eb2003-09-10 18:20:28 +0000293
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900294 ohci_dump_intr_mask("intrstatus", readl(&regs->intrstatus));
295 ohci_dump_intr_mask("intrenable", readl(&regs->intrenable));
wdenkde887eb2003-09-10 18:20:28 +0000296
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900297 maybe_print_eds("ed_periodcurrent", readl(&regs->ed_periodcurrent));
wdenkde887eb2003-09-10 18:20:28 +0000298
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900299 maybe_print_eds("ed_controlhead", readl(&regs->ed_controlhead));
300 maybe_print_eds("ed_controlcurrent", readl(&regs->ed_controlcurrent));
wdenkde887eb2003-09-10 18:20:28 +0000301
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900302 maybe_print_eds("ed_bulkhead", readl(&regs->ed_bulkhead));
303 maybe_print_eds("ed_bulkcurrent", readl(&regs->ed_bulkcurrent));
wdenkde887eb2003-09-10 18:20:28 +0000304
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900305 maybe_print_eds("donehead", readl(&regs->donehead));
wdenkde887eb2003-09-10 18:20:28 +0000306}
307
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900308static void ohci_dump_roothub(struct ohci *controller, int verbose)
wdenkde887eb2003-09-10 18:20:28 +0000309{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900310 __u32 temp, ndp, i;
wdenkde887eb2003-09-10 18:20:28 +0000311
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900312 temp = roothub_a(controller);
wdenkde887eb2003-09-10 18:20:28 +0000313 ndp = (temp & RH_A_NDP);
314
315 if (verbose) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900316 dbg("roothub.a: %08x POTPGT=%d%s%s%s%s%s NDP=%d", temp,
317 ((temp & RH_A_POTPGT) >> 24) & 0xff,
318 (temp & RH_A_NOCP) ? " NOCP" : "",
319 (temp & RH_A_OCPM) ? " OCPM" : "",
320 (temp & RH_A_DT) ? " DT" : "",
321 (temp & RH_A_NPS) ? " NPS" : "",
322 (temp & RH_A_PSM) ? " PSM" : "", ndp);
323 temp = roothub_b(controller);
324 dbg("roothub.b: %08x PPCM=%04x DR=%04x",
325 temp, (temp & RH_B_PPCM) >> 16, (temp & RH_B_DR)
326 );
327 temp = roothub_status(controller);
328 dbg("roothub.status: %08x%s%s%s%s%s%s",
329 temp,
330 (temp & RH_HS_CRWE) ? " CRWE" : "",
331 (temp & RH_HS_OCIC) ? " OCIC" : "",
332 (temp & RH_HS_LPSC) ? " LPSC" : "",
333 (temp & RH_HS_DRWE) ? " DRWE" : "",
334 (temp & RH_HS_OCI) ? " OCI" : "",
335 (temp & RH_HS_LPS) ? " LPS" : "");
wdenkde887eb2003-09-10 18:20:28 +0000336 }
337
338 for (i = 0; i < ndp; i++) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900339 temp = roothub_portstatus(controller, i);
340 dbg("roothub.portstatus [%d] = 0x%08x%s%s%s%s%s%s%s%s%s%s%s%s",
341 i,
342 temp,
343 (temp & RH_PS_PRSC) ? " PRSC" : "",
344 (temp & RH_PS_OCIC) ? " OCIC" : "",
345 (temp & RH_PS_PSSC) ? " PSSC" : "",
346 (temp & RH_PS_PESC) ? " PESC" : "",
347 (temp & RH_PS_CSC) ? " CSC" : "",
348 (temp & RH_PS_LSDA) ? " LSDA" : "",
349 (temp & RH_PS_PPS) ? " PPS" : "",
350 (temp & RH_PS_PRS) ? " PRS" : "",
351 (temp & RH_PS_POCI) ? " POCI" : "",
352 (temp & RH_PS_PSS) ? " PSS" : "",
353 (temp & RH_PS_PES) ? " PES" : "",
354 (temp & RH_PS_CCS) ? " CCS" : "");
wdenkde887eb2003-09-10 18:20:28 +0000355 }
356}
357
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900358static void ohci_dump(struct ohci *controller, int verbose)
wdenkde887eb2003-09-10 18:20:28 +0000359{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900360 dbg("OHCI controller usb-%s state", controller->slot_name);
wdenkde887eb2003-09-10 18:20:28 +0000361
362 /* dumps some of the state we know about */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900363 ohci_dump_status(controller);
wdenkde887eb2003-09-10 18:20:28 +0000364 if (verbose)
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900365 ep_print_int_eds(controller, "hcca");
366 dbg("hcca frame #%04x", controller->hcca->frame_no);
367 ohci_dump_roothub(controller, 1);
wdenkde887eb2003-09-10 18:20:28 +0000368}
369
wdenkde887eb2003-09-10 18:20:28 +0000370#endif /* DEBUG */
371
372/*-------------------------------------------------------------------------*
373 * Interface functions (URB)
374 *-------------------------------------------------------------------------*/
375
376/* get a transfer request */
377
378int sohci_submit_job(struct usb_device *dev, unsigned long pipe, void *buffer,
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900379 int transfer_len, struct devrequest *setup, int interval)
wdenkde887eb2003-09-10 18:20:28 +0000380{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900381 struct ohci *ohci;
382 struct ed *ed;
383 struct urb_priv *purb_priv;
wdenkde887eb2003-09-10 18:20:28 +0000384 int i, size = 0;
385
386 ohci = &gohci;
387
388 /* when controller's hung, permit only roothub cleanup attempts
389 * such as powering down ports */
390 if (ohci->disabled) {
391 err("sohci_submit_job: EPIPE");
392 return -1;
393 }
394
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +0200395 /* if we have an unfinished URB from previous transaction let's
396 * fail and scream as quickly as possible so as not to corrupt
397 * further communication */
398 if (!urb_finished) {
399 err("sohci_submit_job: URB NOT FINISHED");
400 return -1;
401 }
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900402 /* we're about to begin a new transaction here
403 so mark the URB unfinished */
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +0200404 urb_finished = 0;
405
wdenkde887eb2003-09-10 18:20:28 +0000406 /* every endpoint has a ed, locate and fill it */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900407 ed = ep_add_ed(dev, pipe);
408 if (!ed) {
wdenkde887eb2003-09-10 18:20:28 +0000409 err("sohci_submit_job: ENOMEM");
410 return -1;
411 }
412
413 /* for the private part of the URB we need the number of TDs (size) */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900414 switch (usb_pipetype(pipe)) {
415 case PIPE_BULK:
416 /* one TD for every 4096 Byte */
417 size = (transfer_len - 1) / 4096 + 1;
418 break;
419 case PIPE_CONTROL:
420 /* 1 TD for setup, 1 for ACK and 1 for every 4096 B */
421 size = (transfer_len == 0) ? 2 : (transfer_len - 1) / 4096 + 3;
422 break;
wdenkde887eb2003-09-10 18:20:28 +0000423 }
424
425 if (size >= (N_URB_TD - 1)) {
426 err("need %d TDs, only have %d", size, N_URB_TD);
427 return -1;
428 }
429 purb_priv = &urb_priv;
430 purb_priv->pipe = pipe;
431
432 /* fill the private part of the URB */
433 purb_priv->length = size;
434 purb_priv->ed = ed;
435 purb_priv->actual_length = 0;
436
437 /* allocate the TDs */
438 /* note that td[0] was allocated in ep_add_ed */
439 for (i = 0; i < size; i++) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900440 purb_priv->td[i] = td_alloc(dev);
wdenkde887eb2003-09-10 18:20:28 +0000441 if (!purb_priv->td[i]) {
442 purb_priv->length = i;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900443 urb_free_priv(purb_priv);
wdenkde887eb2003-09-10 18:20:28 +0000444 err("sohci_submit_job: ENOMEM");
445 return -1;
446 }
447 }
448
449 if (ed->state == ED_NEW || (ed->state & ED_DEL)) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900450 urb_free_priv(purb_priv);
wdenkde887eb2003-09-10 18:20:28 +0000451 err("sohci_submit_job: EINVAL");
452 return -1;
453 }
454
455 /* link the ed into a chain if is not already */
456 if (ed->state != ED_OPER)
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900457 ep_link(ohci, ed);
wdenkde887eb2003-09-10 18:20:28 +0000458
459 /* fill the TDs and link it to the ed */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900460 td_submit_job(dev, pipe, buffer, transfer_len, setup, purb_priv,
461 interval);
wdenkde887eb2003-09-10 18:20:28 +0000462
463 return 0;
464}
465
466/*-------------------------------------------------------------------------*/
467
468#ifdef DEBUG
469/* tell us the current USB frame number */
470
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900471static int sohci_get_current_frame_number(struct usb_device *usb_dev)
wdenkde887eb2003-09-10 18:20:28 +0000472{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900473 struct ohci *ohci = &gohci;
wdenkde887eb2003-09-10 18:20:28 +0000474
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900475 return m16_swap(ohci->hcca->frame_no);
wdenkde887eb2003-09-10 18:20:28 +0000476}
477#endif
478
479/*-------------------------------------------------------------------------*
480 * ED handling functions
481 *-------------------------------------------------------------------------*/
482
483/* link an ed into one of the HC chains */
484
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900485static int ep_link(struct ohci *ohci, struct ed *edi)
wdenkde887eb2003-09-10 18:20:28 +0000486{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900487 struct ed *ed = edi;
wdenkde887eb2003-09-10 18:20:28 +0000488
489 ed->state = ED_OPER;
490
491 switch (ed->type) {
492 case PIPE_CONTROL:
493 ed->hwNextED = 0;
494 if (ohci->ed_controltail == NULL) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900495 writel((u32)ed, &ohci->regs->ed_controlhead);
wdenkde887eb2003-09-10 18:20:28 +0000496 } else {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900497 ohci->ed_controltail->hwNextED = (__u32) m32_swap(ed);
wdenkde887eb2003-09-10 18:20:28 +0000498 }
499 ed->ed_prev = ohci->ed_controltail;
500 if (!ohci->ed_controltail && !ohci->ed_rm_list[0] &&
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900501 !ohci->ed_rm_list[1] && !ohci->sleeping) {
wdenkde887eb2003-09-10 18:20:28 +0000502 ohci->hc_control |= OHCI_CTRL_CLE;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900503 writel(ohci->hc_control, &ohci->regs->control);
wdenkde887eb2003-09-10 18:20:28 +0000504 }
505 ohci->ed_controltail = edi;
506 break;
507
508 case PIPE_BULK:
509 ed->hwNextED = 0;
510 if (ohci->ed_bulktail == NULL) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900511 writel((u32)ed, &ohci->regs->ed_bulkhead);
wdenkde887eb2003-09-10 18:20:28 +0000512 } else {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900513 ohci->ed_bulktail->hwNextED = (__u32) m32_swap(ed);
wdenkde887eb2003-09-10 18:20:28 +0000514 }
515 ed->ed_prev = ohci->ed_bulktail;
516 if (!ohci->ed_bulktail && !ohci->ed_rm_list[0] &&
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900517 !ohci->ed_rm_list[1] && !ohci->sleeping) {
wdenkde887eb2003-09-10 18:20:28 +0000518 ohci->hc_control |= OHCI_CTRL_BLE;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900519 writel(ohci->hc_control, &ohci->regs->control);
wdenkde887eb2003-09-10 18:20:28 +0000520 }
521 ohci->ed_bulktail = edi;
522 break;
523 }
524 return 0;
525}
526
527/*-------------------------------------------------------------------------*/
528
529/* unlink an ed from one of the HC chains.
530 * just the link to the ed is unlinked.
531 * the link from the ed still points to another operational ed or 0
532 * so the HC can eventually finish the processing of the unlinked ed */
533
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900534static int ep_unlink(struct ohci *ohci, struct ed *ed)
wdenkde887eb2003-09-10 18:20:28 +0000535{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900536 struct ed *next;
537 ed->hwINFO |= m32_swap(OHCI_ED_SKIP);
wdenkde887eb2003-09-10 18:20:28 +0000538
539 switch (ed->type) {
540 case PIPE_CONTROL:
541 if (ed->ed_prev == NULL) {
542 if (!ed->hwNextED) {
543 ohci->hc_control &= ~OHCI_CTRL_CLE;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900544 writel(ohci->hc_control, &ohci->regs->control);
wdenkde887eb2003-09-10 18:20:28 +0000545 }
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900546 writel(m32_swap(*((__u32 *) &ed->hwNextED)),
547 &ohci->regs->ed_controlhead);
wdenkde887eb2003-09-10 18:20:28 +0000548 } else {
549 ed->ed_prev->hwNextED = ed->hwNextED;
550 }
551 if (ohci->ed_controltail == ed) {
552 ohci->ed_controltail = ed->ed_prev;
553 } else {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900554 next = (struct ed *)m32_swap(*((__u32 *)&ed->hwNextED));
555 next->ed_prev = ed->ed_prev;
wdenkde887eb2003-09-10 18:20:28 +0000556 }
557 break;
558
559 case PIPE_BULK:
560 if (ed->ed_prev == NULL) {
561 if (!ed->hwNextED) {
562 ohci->hc_control &= ~OHCI_CTRL_BLE;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900563 writel(ohci->hc_control, &ohci->regs->control);
wdenkde887eb2003-09-10 18:20:28 +0000564 }
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900565 writel(m32_swap(*((__u32 *) &ed->hwNextED)),
566 &ohci->regs->ed_bulkhead);
wdenkde887eb2003-09-10 18:20:28 +0000567 } else {
568 ed->ed_prev->hwNextED = ed->hwNextED;
569 }
570 if (ohci->ed_bulktail == ed) {
571 ohci->ed_bulktail = ed->ed_prev;
572 } else {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900573 next = (struct ed *)m32_swap(*((__u32 *)&ed->hwNextED));
574 next->ed_prev = ed->ed_prev;
wdenkde887eb2003-09-10 18:20:28 +0000575 }
576 break;
577 }
578 ed->state = ED_UNLINK;
579 return 0;
580}
581
wdenkde887eb2003-09-10 18:20:28 +0000582/*-------------------------------------------------------------------------*/
583
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900584/* add/reinit an endpoint; this should be done once at the usb_set_configuration
585 * command, but the USB stack is a little bit stateless so we do it at every
586 * transaction. If the state of the ed is ED_NEW then a dummy td is added and
587 * the state is changed to ED_UNLINK. In all other cases the state is left
588 * unchanged. The ed info fields are setted anyway even though most of them
589 * should not change */
wdenkde887eb2003-09-10 18:20:28 +0000590
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900591static struct ed *ep_add_ed(struct usb_device *usb_dev, unsigned long pipe)
wdenkde887eb2003-09-10 18:20:28 +0000592{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900593 struct td *td;
594 struct ed *ed_ret;
595 struct ed *ed;
wdenkde887eb2003-09-10 18:20:28 +0000596
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900597 ed = ed_ret = &ohci_dev.ed[(usb_pipeendpoint(pipe) << 1) |
598 (usb_pipecontrol(pipe) ? 0 :
599 usb_pipeout(pipe))];
wdenkde887eb2003-09-10 18:20:28 +0000600
601 if ((ed->state & ED_DEL) || (ed->state & ED_URB_DEL)) {
602 err("ep_add_ed: pending delete");
603 /* pending delete request */
604 return NULL;
605 }
606
607 if (ed->state == ED_NEW) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900608 ed->hwINFO = m32_swap(OHCI_ED_SKIP); /* skip ed */
wdenk9c53f402003-10-15 23:53:47 +0000609 /* dummy td; end of td list for ed */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900610 td = td_alloc(usb_dev);
611 ed->hwTailP = (__u32) m32_swap(td);
wdenkde887eb2003-09-10 18:20:28 +0000612 ed->hwHeadP = ed->hwTailP;
613 ed->state = ED_UNLINK;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900614 ed->type = usb_pipetype(pipe);
wdenkde887eb2003-09-10 18:20:28 +0000615 ohci_dev.ed_cnt++;
616 }
617
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900618 ed->hwINFO = m32_swap(usb_pipedevice(pipe)
619 | usb_pipeendpoint(pipe) << 7
620 | (usb_pipeisoc(pipe) ? 0x8000 : 0)
621 | (usb_pipecontrol(pipe) ? 0 :
622 (usb_pipeout(pipe) ? 0x800 : 0x1000))
623 | usb_pipeslow(pipe) << 13 |
624 usb_maxpacket(usb_dev, pipe) << 16);
wdenkde887eb2003-09-10 18:20:28 +0000625
626 return ed_ret;
627}
628
629/*-------------------------------------------------------------------------*
630 * TD handling functions
631 *-------------------------------------------------------------------------*/
632
633/* enqueue next TD for this URB (OHCI spec 5.2.8.2) */
634
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900635static void td_fill(struct ohci *ohci, unsigned int info, void *data, int len,
636 struct usb_device *dev, int index,
637 struct urb_priv *urb_priv)
wdenkde887eb2003-09-10 18:20:28 +0000638{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900639 struct td *td, *td_pt;
wdenkde887eb2003-09-10 18:20:28 +0000640#ifdef OHCI_FILL_TRACE
641 int i;
642#endif
643
644 if (index > urb_priv->length) {
645 err("index > length");
646 return;
647 }
648 /* use this td as the next dummy */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900649 td_pt = urb_priv->td[index];
wdenkde887eb2003-09-10 18:20:28 +0000650 td_pt->hwNextTD = 0;
651
652 /* fill the old dummy TD */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900653 td = urb_priv->td[index] =
654 (struct td *) (m32_swap(urb_priv->ed->hwTailP) & ~0xf);
wdenkde887eb2003-09-10 18:20:28 +0000655
656 td->ed = urb_priv->ed;
657 td->next_dl_td = NULL;
658 td->index = index;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900659 td->data = (__u32) data;
wdenkde887eb2003-09-10 18:20:28 +0000660#ifdef OHCI_FILL_TRACE
Remy Bohmerd8c55ab2008-10-10 10:23:22 +0200661 if (usb_pipebulk(urb_priv->pipe) && usb_pipeout(urb_priv->pipe)) {
wdenkde887eb2003-09-10 18:20:28 +0000662 for (i = 0; i < len; i++)
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900663 printf("td->data[%d] %#2x ", i,
664 ((unsigned char *)td->data)[i]);
wdenkde887eb2003-09-10 18:20:28 +0000665 printf("\n");
666 }
667#endif
668 if (!len)
669 data = 0;
670
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900671 td->hwINFO = (__u32) m32_swap(info);
672 td->hwCBP = (__u32) m32_swap(data);
wdenkde887eb2003-09-10 18:20:28 +0000673 if (data)
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900674 td->hwBE = (__u32) m32_swap(data + len - 1);
wdenkde887eb2003-09-10 18:20:28 +0000675 else
676 td->hwBE = 0;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900677 td->hwNextTD = (__u32) m32_swap(td_pt);
wdenkde887eb2003-09-10 18:20:28 +0000678
679 /* append to queue */
680 td->ed->hwTailP = td->hwNextTD;
681}
682
683/*-------------------------------------------------------------------------*/
684
685/* prepare all TDs of a transfer */
686
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900687static void td_submit_job(struct usb_device *dev, unsigned long pipe,
688 void *buffer, int transfer_len,
689 struct devrequest *setup, struct urb_priv *urb,
690 int interval)
wdenkde887eb2003-09-10 18:20:28 +0000691{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900692 struct ohci *ohci = &gohci;
wdenkde887eb2003-09-10 18:20:28 +0000693 int data_len = transfer_len;
694 void *data;
695 int cnt = 0;
696 __u32 info = 0;
wdenk9c53f402003-10-15 23:53:47 +0000697 unsigned int toggle = 0;
wdenkde887eb2003-09-10 18:20:28 +0000698
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900699 /* OHCI handles the DATA-toggles itself, we just
700 use the USB-toggle bits for reseting */
701 if (usb_gettoggle(dev, usb_pipeendpoint(pipe), usb_pipeout(pipe))) {
wdenk9c53f402003-10-15 23:53:47 +0000702 toggle = TD_T_TOGGLE;
wdenkde887eb2003-09-10 18:20:28 +0000703 } else {
wdenk9c53f402003-10-15 23:53:47 +0000704 toggle = TD_T_DATA0;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900705 usb_settoggle(dev, usb_pipeendpoint(pipe), usb_pipeout(pipe),
706 1);
wdenkde887eb2003-09-10 18:20:28 +0000707 }
708 urb->td_cnt = 0;
709 if (data_len)
710 data = buffer;
711 else
712 data = 0;
713
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900714 switch (usb_pipetype(pipe)) {
wdenkde887eb2003-09-10 18:20:28 +0000715 case PIPE_BULK:
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900716 info = usb_pipeout(pipe) ? TD_CC | TD_DP_OUT : TD_CC | TD_DP_IN;
717 while (data_len > 4096) {
718 td_fill(ohci, info | (cnt ? TD_T_TOGGLE : toggle), data,
719 4096, dev, cnt, urb);
720 data += 4096;
721 data_len -= 4096;
722 cnt++;
wdenkde887eb2003-09-10 18:20:28 +0000723 }
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900724 info = usb_pipeout(pipe) ?
725 TD_CC | TD_DP_OUT :
726 TD_CC | TD_R | TD_DP_IN;
727 td_fill(ohci, info | (cnt ? TD_T_TOGGLE : toggle), data,
728 data_len, dev, cnt, urb);
wdenkde887eb2003-09-10 18:20:28 +0000729 cnt++;
730
731 if (!ohci->sleeping)
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900732 /* start bulk list */
733 writel(OHCI_BLF, &ohci->regs->cmdstatus);
wdenkde887eb2003-09-10 18:20:28 +0000734 break;
735
736 case PIPE_CONTROL:
737 info = TD_CC | TD_DP_SETUP | TD_T_DATA0;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900738 td_fill(ohci, info, setup, 8, dev, cnt++, urb);
wdenkde887eb2003-09-10 18:20:28 +0000739 if (data_len > 0) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900740 info = usb_pipeout(pipe) ?
741 TD_CC | TD_R | TD_DP_OUT | TD_T_DATA1 :
742 TD_CC | TD_R | TD_DP_IN | TD_T_DATA1;
wdenkde887eb2003-09-10 18:20:28 +0000743 /* NOTE: mishandles transfers >8K, some >4K */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900744 td_fill(ohci, info, data, data_len, dev, cnt++, urb);
wdenkde887eb2003-09-10 18:20:28 +0000745 }
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900746 info = usb_pipeout(pipe) ?
747 TD_CC | TD_DP_IN | TD_T_DATA1 :
748 TD_CC | TD_DP_OUT | TD_T_DATA1;
749 td_fill(ohci, info, data, 0, dev, cnt++, urb);
wdenkde887eb2003-09-10 18:20:28 +0000750 if (!ohci->sleeping)
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900751 /* start Control list */
752 writel(OHCI_CLF, &ohci->regs->cmdstatus);
wdenkde887eb2003-09-10 18:20:28 +0000753 break;
754 }
755 if (urb->length != cnt)
756 dbg("TD LENGTH %d != CNT %d", urb->length, cnt);
757}
758
759/*-------------------------------------------------------------------------*
760 * Done List handling functions
761 *-------------------------------------------------------------------------*/
762
763
764/* calculate the transfer length and update the urb */
765
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900766static void dl_transfer_length(struct td *td)
wdenkde887eb2003-09-10 18:20:28 +0000767{
768 __u32 tdINFO, tdBE, tdCBP;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900769 struct urb_priv *lurb_priv = &urb_priv;
wdenkde887eb2003-09-10 18:20:28 +0000770
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900771 tdINFO = m32_swap(td->hwINFO);
772 tdBE = m32_swap(td->hwBE);
773 tdCBP = m32_swap(td->hwCBP);
wdenkde887eb2003-09-10 18:20:28 +0000774
Remy Bohmerd8c55ab2008-10-10 10:23:22 +0200775 if (!(usb_pipecontrol(lurb_priv->pipe) &&
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900776 ((td->index == 0) || (td->index == lurb_priv->length - 1)))) {
wdenkde887eb2003-09-10 18:20:28 +0000777 if (tdBE != 0) {
778 if (td->hwCBP == 0)
779 lurb_priv->actual_length += tdBE - td->data + 1;
780 else
781 lurb_priv->actual_length += tdCBP - td->data;
782 }
783 }
784}
785
786/*-------------------------------------------------------------------------*/
787
788/* replies to the request have to be on a FIFO basis so
789 * we reverse the reversed done-list */
790
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900791static struct td *dl_reverse_done_list(struct ohci *ohci)
wdenkde887eb2003-09-10 18:20:28 +0000792{
793 __u32 td_list_hc;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900794 __u32 tmp;
795 struct td *td_rev = NULL;
796 struct td *td_list = NULL;
797 struct urb_priv *lurb_priv = NULL;
wdenkde887eb2003-09-10 18:20:28 +0000798
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900799 td_list_hc = m32_swap(ohci->hcca->done_head) & 0xfffffff0;
wdenkde887eb2003-09-10 18:20:28 +0000800 ohci->hcca->done_head = 0;
801
802 while (td_list_hc) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900803 td_list = (struct td *) td_list_hc;
wdenkde887eb2003-09-10 18:20:28 +0000804
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900805 if (TD_CC_GET(m32_swap(td_list->hwINFO))) {
wdenkde887eb2003-09-10 18:20:28 +0000806 lurb_priv = &urb_priv;
807 dbg(" USB-error/status: %x : %p",
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900808 TD_CC_GET(m32_swap(td_list->hwINFO)), td_list);
809 if (td_list->ed->hwHeadP & m32_swap(0x1)) {
810 if (lurb_priv &&
811 ((td_list->index+1) < lurb_priv->length)) {
812 tmp = lurb_priv->length - 1;
wdenkde887eb2003-09-10 18:20:28 +0000813 td_list->ed->hwHeadP =
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900814 (lurb_priv->td[tmp]->hwNextTD &
815 m32_swap(0xfffffff0)) |
816 (td_list->ed->hwHeadP &
817 m32_swap(0x2));
818 lurb_priv->td_cnt += lurb_priv->length -
819 td_list->index - 1;
wdenkde887eb2003-09-10 18:20:28 +0000820 } else
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900821 td_list->ed->hwHeadP &=
822 m32_swap(0xfffffff2);
wdenkde887eb2003-09-10 18:20:28 +0000823 }
824 }
825
826 td_list->next_dl_td = td_rev;
827 td_rev = td_list;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900828 td_list_hc = m32_swap(td_list->hwNextTD) & 0xfffffff0;
wdenkde887eb2003-09-10 18:20:28 +0000829 }
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +0200830
wdenkde887eb2003-09-10 18:20:28 +0000831 return td_list;
832}
833
834/*-------------------------------------------------------------------------*/
835
836/* td done list */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900837static int dl_done_list(struct ohci *ohci, struct td *td_list)
wdenkde887eb2003-09-10 18:20:28 +0000838{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900839 struct td *td_list_next = NULL;
840 struct ed *ed;
wdenkde887eb2003-09-10 18:20:28 +0000841 int cc = 0;
842 int stat = 0;
843 /* urb_t *urb; */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900844 struct urb_priv *lurb_priv;
wdenk9c53f402003-10-15 23:53:47 +0000845 __u32 tdINFO, edHeadP, edTailP;
wdenkde887eb2003-09-10 18:20:28 +0000846
wdenk9c53f402003-10-15 23:53:47 +0000847 while (td_list) {
848 td_list_next = td_list->next_dl_td;
wdenkde887eb2003-09-10 18:20:28 +0000849
wdenk9c53f402003-10-15 23:53:47 +0000850 lurb_priv = &urb_priv;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900851 tdINFO = m32_swap(td_list->hwINFO);
wdenkde887eb2003-09-10 18:20:28 +0000852
wdenk9c53f402003-10-15 23:53:47 +0000853 ed = td_list->ed;
wdenkde887eb2003-09-10 18:20:28 +0000854
wdenk9c53f402003-10-15 23:53:47 +0000855 dl_transfer_length(td_list);
wdenkde887eb2003-09-10 18:20:28 +0000856
wdenk9c53f402003-10-15 23:53:47 +0000857 /* error code of transfer */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900858 cc = TD_CC_GET(tdINFO);
wdenkde887eb2003-09-10 18:20:28 +0000859 if (cc != 0) {
860 dbg("ConditionCode %#x", cc);
861 stat = cc_to_error[cc];
862 }
863
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +0200864 /* see if this done list makes for all TD's of current URB,
865 * and mark the URB finished if so */
866 if (++(lurb_priv->td_cnt) == lurb_priv->length) {
867 if ((ed->state & (ED_OPER | ED_UNLINK)))
868 urb_finished = 1;
869 else
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900870 dbg("dl_done_list: strange.., ED state %x, "
871 "ed->state\n");
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +0200872 } else
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900873 dbg("dl_done_list: processing TD %x, len %x\n",
874 lurb_priv->td_cnt, lurb_priv->length);
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +0200875
wdenk9c53f402003-10-15 23:53:47 +0000876 if (ed->state != ED_NEW) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900877 edHeadP = m32_swap(ed->hwHeadP) & 0xfffffff0;
878 edTailP = m32_swap(ed->hwTailP);
wdenkde887eb2003-09-10 18:20:28 +0000879
880 /* unlink eds if they are not busy */
wdenk9c53f402003-10-15 23:53:47 +0000881 if ((edHeadP == edTailP) && (ed->state == ED_OPER))
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900882 ep_unlink(ohci, ed);
wdenk9c53f402003-10-15 23:53:47 +0000883 }
wdenkde887eb2003-09-10 18:20:28 +0000884
wdenk9c53f402003-10-15 23:53:47 +0000885 td_list = td_list_next;
886 }
wdenkde887eb2003-09-10 18:20:28 +0000887 return stat;
888}
889
890/*-------------------------------------------------------------------------*
891 * Virtual Root Hub
892 *-------------------------------------------------------------------------*/
893
894/* Device descriptor */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900895static __u8 root_hub_dev_des[] = {
896 0x12, /* __u8 bLength; */
897 0x01, /* __u8 bDescriptorType; Device */
898 0x10, /* __u16 bcdUSB; v1.1 */
wdenkde887eb2003-09-10 18:20:28 +0000899 0x01,
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900900 0x09, /* __u8 bDeviceClass; HUB_CLASSCODE */
901 0x00, /* __u8 bDeviceSubClass; */
902 0x00, /* __u8 bDeviceProtocol; */
903 0x08, /* __u8 bMaxPacketSize0; 8 Bytes */
904 0x00, /* __u16 idVendor; */
wdenkde887eb2003-09-10 18:20:28 +0000905 0x00,
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900906 0x00, /* __u16 idProduct; */
wdenk9c53f402003-10-15 23:53:47 +0000907 0x00,
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900908 0x00, /* __u16 bcdDevice; */
wdenk9c53f402003-10-15 23:53:47 +0000909 0x00,
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900910 0x00, /* __u8 iManufacturer; */
911 0x01, /* __u8 iProduct; */
912 0x00, /* __u8 iSerialNumber; */
913 0x01 /* __u8 bNumConfigurations; */
wdenkde887eb2003-09-10 18:20:28 +0000914};
915
wdenkde887eb2003-09-10 18:20:28 +0000916/* Configuration descriptor */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900917static __u8 root_hub_config_des[] = {
918 0x09, /* __u8 bLength; */
919 0x02, /* __u8 bDescriptorType; Configuration */
920 0x19, /* __u16 wTotalLength; */
wdenkde887eb2003-09-10 18:20:28 +0000921 0x00,
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900922 0x01, /* __u8 bNumInterfaces; */
923 0x01, /* __u8 bConfigurationValue; */
924 0x00, /* __u8 iConfiguration; */
925 0x40, /* __u8 bmAttributes;
926 Bit 7: Bus-powered, 6: Self-powered,
927 5 Remote-wakwup, 4..0: resvd */
928 0x00, /* __u8 MaxPower; */
wdenkde887eb2003-09-10 18:20:28 +0000929
930 /* interface */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900931 0x09, /* __u8 if_bLength; */
932 0x04, /* __u8 if_bDescriptorType; Interface */
933 0x00, /* __u8 if_bInterfaceNumber; */
934 0x00, /* __u8 if_bAlternateSetting; */
935 0x01, /* __u8 if_bNumEndpoints; */
936 0x09, /* __u8 if_bInterfaceClass; HUB_CLASSCODE */
937 0x00, /* __u8 if_bInterfaceSubClass; */
938 0x00, /* __u8 if_bInterfaceProtocol; */
939 0x00, /* __u8 if_iInterface; */
wdenkde887eb2003-09-10 18:20:28 +0000940
941 /* endpoint */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900942 0x07, /* __u8 ep_bLength; */
943 0x05, /* __u8 ep_bDescriptorType; Endpoint */
944 0x81, /* __u8 ep_bEndpointAddress; IN Endpoint 1 */
945 0x03, /* __u8 ep_bmAttributes; Interrupt */
946 0x02, /* __u16 ep_wMaxPacketSize; ((MAX_ROOT_PORTS + 1) / 8 */
wdenk9c53f402003-10-15 23:53:47 +0000947 0x00,
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900948 0xff /* __u8 ep_bInterval; 255 ms */
wdenkde887eb2003-09-10 18:20:28 +0000949};
950
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900951static unsigned char root_hub_str_index0[] = {
952 0x04, /* __u8 bLength; */
953 0x03, /* __u8 bDescriptorType; String-descriptor */
954 0x09, /* __u8 lang ID */
955 0x04, /* __u8 lang ID */
wdenkde887eb2003-09-10 18:20:28 +0000956};
957
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900958static unsigned char root_hub_str_index1[] = {
959 28, /* __u8 bLength; */
960 0x03, /* __u8 bDescriptorType; String-descriptor */
961 'O', /* __u8 Unicode */
962 0, /* __u8 Unicode */
963 'H', /* __u8 Unicode */
964 0, /* __u8 Unicode */
965 'C', /* __u8 Unicode */
966 0, /* __u8 Unicode */
967 'I', /* __u8 Unicode */
968 0, /* __u8 Unicode */
969 ' ', /* __u8 Unicode */
970 0, /* __u8 Unicode */
971 'R', /* __u8 Unicode */
972 0, /* __u8 Unicode */
973 'o', /* __u8 Unicode */
974 0, /* __u8 Unicode */
975 'o', /* __u8 Unicode */
976 0, /* __u8 Unicode */
977 't', /* __u8 Unicode */
978 0, /* __u8 Unicode */
979 ' ', /* __u8 Unicode */
980 0, /* __u8 Unicode */
981 'H', /* __u8 Unicode */
982 0, /* __u8 Unicode */
983 'u', /* __u8 Unicode */
984 0, /* __u8 Unicode */
985 'b', /* __u8 Unicode */
986 0, /* __u8 Unicode */
wdenkde887eb2003-09-10 18:20:28 +0000987};
988
989/* Hub class-specific descriptor is constructed dynamically */
990
991
992/*-------------------------------------------------------------------------*/
993
Wolfgang Denka1be4762008-05-20 16:00:29 +0200994#define OK(x) len = (x); break
wdenkde887eb2003-09-10 18:20:28 +0000995#ifdef DEBUG
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +0900996#define WR_RH_STAT(x) \
997{ \
998 info("WR:status %#8x", (x)); \
999 writel((x), &gohci.regs->roothub.status); \
1000}
1001#define WR_RH_PORTSTAT(x) \
1002{ \
1003 info("WR:portstatus[%d] %#8x", wIndex-1, (x)); \
1004 writel((x), &gohci.regs->roothub.portstatus[wIndex-1]); \
1005}
wdenkde887eb2003-09-10 18:20:28 +00001006#else
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001007#define WR_RH_STAT(x) \
1008 writel((x), &gohci.regs->roothub.status)
1009#define WR_RH_PORTSTAT(x)\
1010 writel((x), &gohci.regs->roothub.portstatus[wIndex-1])
wdenkde887eb2003-09-10 18:20:28 +00001011#endif
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001012#define RD_RH_STAT roothub_status(&gohci)
1013#define RD_RH_PORTSTAT roothub_portstatus(&gohci, wIndex-1)
wdenkde887eb2003-09-10 18:20:28 +00001014
1015/* request to virtual root hub */
1016
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001017int rh_check_port_status(struct ohci *controller)
dzu8d7e4d12003-09-29 21:55:54 +00001018{
1019 __u32 temp, ndp, i;
1020 int res;
1021
1022 res = -1;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001023 temp = roothub_a(controller);
dzu8d7e4d12003-09-29 21:55:54 +00001024 ndp = (temp & RH_A_NDP);
1025 for (i = 0; i < ndp; i++) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001026 temp = roothub_portstatus(controller, i);
dzu8d7e4d12003-09-29 21:55:54 +00001027 /* check for a device disconnect */
1028 if (((temp & (RH_PS_PESC | RH_PS_CSC)) ==
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001029 (RH_PS_PESC | RH_PS_CSC)) && ((temp & RH_PS_CCS) == 0)) {
dzu8d7e4d12003-09-29 21:55:54 +00001030 res = i;
1031 break;
1032 }
1033 }
1034 return res;
1035}
1036
1037static int ohci_submit_rh_msg(struct usb_device *dev, unsigned long pipe,
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001038 void *buffer, int transfer_len,
1039 struct devrequest *cmd)
wdenkde887eb2003-09-10 18:20:28 +00001040{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001041 void *data = buffer;
wdenkde887eb2003-09-10 18:20:28 +00001042 int leni = transfer_len;
1043 int len = 0;
1044 int stat = 0;
1045 __u32 datab[4];
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001046 __u8 *data_buf = (__u8 *) datab;
wdenk9c53f402003-10-15 23:53:47 +00001047 __u16 bmRType_bReq;
wdenkde887eb2003-09-10 18:20:28 +00001048 __u16 wValue;
1049 __u16 wIndex;
1050 __u16 wLength;
1051
1052#ifdef DEBUG
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001053 urb_priv.actual_length = 0;
1054 pkt_print(dev, pipe, buffer, transfer_len, cmd, "SUB(rh)",
1055 usb_pipein(pipe));
wdenkde887eb2003-09-10 18:20:28 +00001056#else
1057 wait_ms(1);
1058#endif
Remy Bohmerd8c55ab2008-10-10 10:23:22 +02001059 if (usb_pipeint(pipe)) {
wdenkde887eb2003-09-10 18:20:28 +00001060 info("Root-Hub submit IRQ: NOT implemented");
1061 return 0;
1062 }
1063
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001064 bmRType_bReq = cmd->requesttype | (cmd->request << 8);
1065 wValue = m16_swap(cmd->value);
1066 wIndex = m16_swap(cmd->index);
1067 wLength = m16_swap(cmd->length);
wdenkde887eb2003-09-10 18:20:28 +00001068
1069 info("Root-Hub: adr: %2x cmd(%1x): %08x %04x %04x %04x",
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001070 dev->devnum, 8, bmRType_bReq, wValue, wIndex, wLength);
wdenkde887eb2003-09-10 18:20:28 +00001071
1072 switch (bmRType_bReq) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001073 /* Request Destination:
1074 without flags: Device,
1075 RH_INTERFACE: interface,
1076 RH_ENDPOINT: endpoint,
1077 RH_CLASS means HUB here,
1078 RH_OTHER | RH_CLASS almost ever means HUB_PORT here
1079 */
wdenkde887eb2003-09-10 18:20:28 +00001080
1081 case RH_GET_STATUS:
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001082 *(__u16 *) data_buf = m16_swap(1);
1083 OK(2);
wdenkde887eb2003-09-10 18:20:28 +00001084 case RH_GET_STATUS | RH_INTERFACE:
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001085 *(__u16 *) data_buf = m16_swap(0);
1086 OK(2);
wdenkde887eb2003-09-10 18:20:28 +00001087 case RH_GET_STATUS | RH_ENDPOINT:
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001088 *(__u16 *) data_buf = m16_swap(0);
1089 OK(2);
wdenkde887eb2003-09-10 18:20:28 +00001090 case RH_GET_STATUS | RH_CLASS:
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001091 *(__u32 *) data_buf =
1092 m32_swap(RD_RH_STAT & ~(RH_HS_CRWE | RH_HS_DRWE));
1093 OK(4);
wdenkde887eb2003-09-10 18:20:28 +00001094 case RH_GET_STATUS | RH_OTHER | RH_CLASS:
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001095 *(__u32 *) data_buf = m32_swap(RD_RH_PORTSTAT);
1096 OK(4);
wdenkde887eb2003-09-10 18:20:28 +00001097
1098 case RH_CLEAR_FEATURE | RH_ENDPOINT:
1099 switch (wValue) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001100 case (RH_ENDPOINT_STALL):
1101 OK(0);
wdenkde887eb2003-09-10 18:20:28 +00001102 }
1103 break;
1104
1105 case RH_CLEAR_FEATURE | RH_CLASS:
1106 switch (wValue) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001107 case RH_C_HUB_LOCAL_POWER:
1108 OK(0);
1109 case (RH_C_HUB_OVER_CURRENT):
1110 WR_RH_STAT(RH_HS_OCIC);
1111 OK(0);
wdenkde887eb2003-09-10 18:20:28 +00001112 }
1113 break;
1114
1115 case RH_CLEAR_FEATURE | RH_OTHER | RH_CLASS:
1116 switch (wValue) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001117 case (RH_PORT_ENABLE):
1118 WR_RH_PORTSTAT(RH_PS_CCS);
1119 OK(0);
1120 case (RH_PORT_SUSPEND):
1121 WR_RH_PORTSTAT(RH_PS_POCI);
1122 OK(0);
1123 case (RH_PORT_POWER):
1124 WR_RH_PORTSTAT(RH_PS_LSDA);
1125 OK(0);
1126 case (RH_C_PORT_CONNECTION):
1127 WR_RH_PORTSTAT(RH_PS_CSC);
1128 OK(0);
1129 case (RH_C_PORT_ENABLE):
1130 WR_RH_PORTSTAT(RH_PS_PESC);
1131 OK(0);
1132 case (RH_C_PORT_SUSPEND):
1133 WR_RH_PORTSTAT(RH_PS_PSSC);
1134 OK(0);
1135 case (RH_C_PORT_OVER_CURRENT):
1136 WR_RH_PORTSTAT(RH_PS_OCIC);
1137 OK(0);
1138 case (RH_C_PORT_RESET):
1139 WR_RH_PORTSTAT(RH_PS_PRSC);
1140 OK(0);
wdenkde887eb2003-09-10 18:20:28 +00001141 }
1142 break;
1143
1144 case RH_SET_FEATURE | RH_OTHER | RH_CLASS:
1145 switch (wValue) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001146 case (RH_PORT_SUSPEND):
1147 WR_RH_PORTSTAT(RH_PS_PSS);
1148 OK(0);
1149 case (RH_PORT_RESET): /* BUG IN HUP CODE ******** */
1150 if (RD_RH_PORTSTAT & RH_PS_CCS)
1151 WR_RH_PORTSTAT(RH_PS_PRS);
1152 OK(0);
1153 case (RH_PORT_POWER):
1154 WR_RH_PORTSTAT(RH_PS_PPS);
1155 OK(0);
1156 case (RH_PORT_ENABLE): /* BUG IN HUP CODE ******** */
1157 if (RD_RH_PORTSTAT & RH_PS_CCS)
1158 WR_RH_PORTSTAT(RH_PS_PES);
1159 OK(0);
wdenkde887eb2003-09-10 18:20:28 +00001160 }
1161 break;
1162
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001163 case RH_SET_ADDRESS:
1164 gohci.rh.devnum = wValue;
1165 OK(0);
wdenkde887eb2003-09-10 18:20:28 +00001166
1167 case RH_GET_DESCRIPTOR:
1168 switch ((wValue & 0xff00) >> 8) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001169 case (0x01): /* device descriptor */
1170 len = min_t(unsigned int,
1171 leni,
1172 min_t(unsigned int,
1173 sizeof(root_hub_dev_des), wLength));
1174 data_buf = root_hub_dev_des;
1175 OK(len);
1176 case (0x02): /* configuration descriptor */
1177 len = min_t(unsigned int,
1178 leni,
1179 min_t(unsigned int,
1180 sizeof(root_hub_config_des),
1181 wLength));
1182 data_buf = root_hub_config_des;
1183 OK(len);
1184 case (0x03): /* string descriptors */
1185 if (wValue == 0x0300) {
wdenkde887eb2003-09-10 18:20:28 +00001186 len = min_t(unsigned int,
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001187 leni,
1188 min_t(unsigned int,
1189 sizeof(root_hub_str_index0),
1190 wLength));
1191 data_buf = root_hub_str_index0;
1192 OK(len);
1193 }
1194 if (wValue == 0x0301) {
wdenkde887eb2003-09-10 18:20:28 +00001195 len = min_t(unsigned int,
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001196 leni,
1197 min_t(unsigned int,
1198 sizeof(root_hub_str_index1),
1199 wLength));
1200 data_buf = root_hub_str_index1;
1201 OK(len);
wdenkde887eb2003-09-10 18:20:28 +00001202 }
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001203 default:
1204 stat = USB_ST_STALLED;
wdenkde887eb2003-09-10 18:20:28 +00001205 }
1206 break;
1207
1208 case RH_GET_DESCRIPTOR | RH_CLASS:
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001209 {
1210 __u32 temp = roothub_a(&gohci);
wdenkde887eb2003-09-10 18:20:28 +00001211
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001212 data_buf[0] = 9; /* min length; */
1213 data_buf[1] = 0x29;
1214 data_buf[2] = temp & RH_A_NDP;
1215 data_buf[3] = 0;
1216 if (temp & RH_A_PSM)
1217 /* per-port power switching? */
1218 data_buf[3] |= 0x1;
1219 if (temp & RH_A_NOCP)
1220 /* no overcurrent reporting? */
1221 data_buf[3] |= 0x10;
1222 else if (temp & RH_A_OCPM)
1223 /* per-port overcurrent reporting? */
1224 data_buf[3] |= 0x8;
wdenkde887eb2003-09-10 18:20:28 +00001225
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001226 /* corresponds to data_buf[4-7] */
1227 datab[1] = 0;
1228 data_buf[5] = (temp & RH_A_POTPGT) >> 24;
1229 temp = roothub_b(&gohci);
1230 data_buf[7] = temp & RH_B_DR;
1231 if (data_buf[2] < 7) {
1232 data_buf[8] = 0xff;
1233 } else {
1234 data_buf[0] += 2;
1235 data_buf[8] = (temp & RH_B_DR) >> 8;
1236 data_buf[10] = data_buf[9] = 0xff;
1237 }
wdenkde887eb2003-09-10 18:20:28 +00001238
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001239 len = min_t(unsigned int, leni,
1240 min_t(unsigned int, data_buf[0], wLength));
1241 OK(len);
wdenkde887eb2003-09-10 18:20:28 +00001242 }
1243
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001244 case RH_GET_CONFIGURATION:
1245 *(__u8 *) data_buf = 0x01;
1246 OK(1);
wdenkde887eb2003-09-10 18:20:28 +00001247
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001248 case RH_SET_CONFIGURATION:
1249 WR_RH_STAT(0x10000);
1250 OK(0);
wdenkde887eb2003-09-10 18:20:28 +00001251
1252 default:
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001253 dbg("unsupported root hub command");
wdenkde887eb2003-09-10 18:20:28 +00001254 stat = USB_ST_STALLED;
1255 }
1256
1257#ifdef DEBUG
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001258 ohci_dump_roothub(&gohci, 1);
wdenkde887eb2003-09-10 18:20:28 +00001259#else
1260 wait_ms(1);
1261#endif
1262
1263 len = min_t(int, len, leni);
1264 if (data != data_buf)
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001265 memcpy(data, data_buf, len);
wdenk9c53f402003-10-15 23:53:47 +00001266 dev->act_len = len;
wdenkde887eb2003-09-10 18:20:28 +00001267 dev->status = stat;
1268
1269#ifdef DEBUG
1270 if (transfer_len)
1271 urb_priv.actual_length = transfer_len;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001272 pkt_print(dev, pipe, buffer, transfer_len, cmd, "RET(rh)",
1273 0 /*usb_pipein(pipe) */);
wdenkde887eb2003-09-10 18:20:28 +00001274#else
1275 wait_ms(1);
1276#endif
1277
1278 return stat;
1279}
1280
1281/*-------------------------------------------------------------------------*/
1282
1283/* common code for handling submit messages - used for all but root hub */
1284/* accesses. */
1285int submit_common_msg(struct usb_device *dev, unsigned long pipe, void *buffer,
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001286 int transfer_len, struct devrequest *setup, int interval)
wdenkde887eb2003-09-10 18:20:28 +00001287{
1288 int stat = 0;
1289 int maxsize = usb_maxpacket(dev, pipe);
1290 int timeout;
1291
dzu8d7e4d12003-09-29 21:55:54 +00001292 /* device pulled? Shortcut the action. */
1293 if (devgone == dev) {
1294 dev->status = USB_ST_CRC_ERR;
1295 return 0;
1296 }
wdenkde887eb2003-09-10 18:20:28 +00001297#ifdef DEBUG
1298 urb_priv.actual_length = 0;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001299 pkt_print(dev, pipe, buffer, transfer_len, setup, "SUB",
1300 usb_pipein(pipe));
wdenkde887eb2003-09-10 18:20:28 +00001301#else
1302 wait_ms(1);
1303#endif
1304 if (!maxsize) {
1305 err("submit_common_message: pipesize for pipe %lx is zero",
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001306 pipe);
wdenkde887eb2003-09-10 18:20:28 +00001307 return -1;
1308 }
1309
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001310 if (sohci_submit_job(dev, pipe, buffer, transfer_len, setup, interval) <
1311 0) {
wdenkde887eb2003-09-10 18:20:28 +00001312 err("sohci_submit_job failed");
1313 return -1;
1314 }
1315
1316 wait_ms(10);
1317 /* ohci_dump_status(&gohci); */
wdenk9c53f402003-10-15 23:53:47 +00001318
wdenk934c4f82003-09-11 19:48:06 +00001319 /* allow more time for a BULK device to react - some are slow */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001320#define BULK_TO 5000 /* timeout in milliseconds */
Remy Bohmerd8c55ab2008-10-10 10:23:22 +02001321 if (usb_pipebulk(pipe))
wdenk934c4f82003-09-11 19:48:06 +00001322 timeout = BULK_TO;
1323 else
1324 timeout = 100;
1325
wdenkde887eb2003-09-10 18:20:28 +00001326 /* wait for it to complete */
wdenkde887eb2003-09-10 18:20:28 +00001327 for (;;) {
1328 /* check whether the controller is done */
1329 stat = hc_interrupt();
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +02001330
wdenkde887eb2003-09-10 18:20:28 +00001331 if (stat < 0) {
dzu8d7e4d12003-09-29 21:55:54 +00001332 stat = USB_ST_CRC_ERR;
wdenkde887eb2003-09-10 18:20:28 +00001333 break;
1334 }
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +02001335
1336 /* NOTE: since we are not interrupt driven in U-Boot and always
1337 * handle only one URB at a time, we cannot assume the
1338 * transaction finished on the first successful return from
1339 * hc_interrupt().. unless the flag for current URB is set,
1340 * meaning that all TD's to/from device got actually
1341 * transferred and processed. If the current URB is not
1342 * finished we need to re-iterate this loop so as
1343 * hc_interrupt() gets called again as there needs to be some
1344 * more TD's to process still */
1345 if ((stat >= 0) && (stat != 0xff) && (urb_finished)) {
wdenkde887eb2003-09-10 18:20:28 +00001346 /* 0xff is returned for an SF-interrupt */
1347 break;
1348 }
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +02001349
wdenkde887eb2003-09-10 18:20:28 +00001350 if (--timeout) {
1351 wait_ms(1);
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +02001352 if (!urb_finished)
1353 dbg("\%");
Wolfgang Denkd06ce5d2005-08-02 17:06:17 +02001354
wdenkde887eb2003-09-10 18:20:28 +00001355 } else {
dzu8d7e4d12003-09-29 21:55:54 +00001356 err("CTL:TIMEOUT ");
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +02001357 dbg("submit_common_msg: TO status %x\n", stat);
dzu8d7e4d12003-09-29 21:55:54 +00001358 stat = USB_ST_CRC_ERR;
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +02001359 urb_finished = 1;
wdenkde887eb2003-09-10 18:20:28 +00001360 break;
1361 }
1362 }
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +02001363
1364#if 0
dzu8d7e4d12003-09-29 21:55:54 +00001365 /* we got an Root Hub Status Change interrupt */
1366 if (got_rhsc) {
1367#ifdef DEBUG
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001368 ohci_dump_roothub(&gohci, 1);
dzu8d7e4d12003-09-29 21:55:54 +00001369#endif
1370 got_rhsc = 0;
1371 /* abuse timeout */
1372 timeout = rh_check_port_status(&gohci);
1373 if (timeout >= 0) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001374#if 0 /* this does nothing useful, but leave it here
1375 in case that changes */
dzu8d7e4d12003-09-29 21:55:54 +00001376 /* the called routine adds 1 to the passed value */
1377 usb_hub_port_connect_change(gohci.rh.dev, timeout - 1);
1378#endif
1379 /*
1380 * XXX
1381 * This is potentially dangerous because it assumes
1382 * that only one device is ever plugged in!
1383 */
1384 devgone = dev;
1385 }
1386 }
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +02001387#endif
dzu8d7e4d12003-09-29 21:55:54 +00001388
wdenkde887eb2003-09-10 18:20:28 +00001389 dev->status = stat;
wdenk9c53f402003-10-15 23:53:47 +00001390 dev->act_len = transfer_len;
wdenkde887eb2003-09-10 18:20:28 +00001391
1392#ifdef DEBUG
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001393 pkt_print(dev, pipe, buffer, transfer_len, setup, "RET(ctlr)",
1394 usb_pipein(pipe));
wdenkde887eb2003-09-10 18:20:28 +00001395#else
1396 wait_ms(1);
1397#endif
1398
1399 /* free TDs in urb_priv */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001400 urb_free_priv(&urb_priv);
wdenkde887eb2003-09-10 18:20:28 +00001401 return 0;
1402}
1403
1404/* submit routines called from usb.c */
1405int submit_bulk_msg(struct usb_device *dev, unsigned long pipe, void *buffer,
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001406 int transfer_len)
wdenkde887eb2003-09-10 18:20:28 +00001407{
1408 info("submit_bulk_msg");
1409 return submit_common_msg(dev, pipe, buffer, transfer_len, NULL, 0);
1410}
1411
1412int submit_control_msg(struct usb_device *dev, unsigned long pipe, void *buffer,
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001413 int transfer_len, struct devrequest *setup)
wdenkde887eb2003-09-10 18:20:28 +00001414{
1415 int maxsize = usb_maxpacket(dev, pipe);
1416
1417 info("submit_control_msg");
1418#ifdef DEBUG
1419 urb_priv.actual_length = 0;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001420 pkt_print(dev, pipe, buffer, transfer_len, setup, "SUB",
1421 usb_pipein(pipe));
wdenkde887eb2003-09-10 18:20:28 +00001422#else
1423 wait_ms(1);
1424#endif
1425 if (!maxsize) {
1426 err("submit_control_message: pipesize for pipe %lx is zero",
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001427 pipe);
wdenkde887eb2003-09-10 18:20:28 +00001428 return -1;
1429 }
dzu8d7e4d12003-09-29 21:55:54 +00001430 if (((pipe >> 8) & 0x7f) == gohci.rh.devnum) {
1431 gohci.rh.dev = dev;
wdenkde887eb2003-09-10 18:20:28 +00001432 /* root hub - redirect */
1433 return ohci_submit_rh_msg(dev, pipe, buffer, transfer_len,
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001434 setup);
dzu8d7e4d12003-09-29 21:55:54 +00001435 }
wdenkde887eb2003-09-10 18:20:28 +00001436
1437 return submit_common_msg(dev, pipe, buffer, transfer_len, setup, 0);
1438}
1439
1440int submit_int_msg(struct usb_device *dev, unsigned long pipe, void *buffer,
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001441 int transfer_len, int interval)
wdenkde887eb2003-09-10 18:20:28 +00001442{
1443 info("submit_int_msg");
1444 return -1;
1445}
1446
1447/*-------------------------------------------------------------------------*
1448 * HC functions
1449 *-------------------------------------------------------------------------*/
1450
1451/* reset the HC and BUS */
1452
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001453static int hc_reset(struct ohci *ohci)
wdenkde887eb2003-09-10 18:20:28 +00001454{
1455 int timeout = 30;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001456 int smm_timeout = 50; /* 0,5 sec */
wdenkde887eb2003-09-10 18:20:28 +00001457
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001458 if (readl(&ohci->regs->control) & OHCI_CTRL_IR) {
1459 /* SMM owns the HC - request ownership */
1460 writel(OHCI_OCR, &ohci->regs->cmdstatus);
wdenkde887eb2003-09-10 18:20:28 +00001461 info("USB HC TakeOver from SMM");
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001462 while (readl(&ohci->regs->control) & OHCI_CTRL_IR) {
1463 wait_ms(10);
wdenkde887eb2003-09-10 18:20:28 +00001464 if (--smm_timeout == 0) {
1465 err("USB HC TakeOver failed!");
1466 return -1;
1467 }
1468 }
1469 }
1470
1471 /* Disable HC interrupts */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001472 writel(OHCI_INTR_MIE, &ohci->regs->intrdisable);
wdenkde887eb2003-09-10 18:20:28 +00001473
1474 dbg("USB HC reset_hc usb-%s: ctrl = 0x%X ;",
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001475 ohci->slot_name, readl(&ohci->regs->control));
wdenkde887eb2003-09-10 18:20:28 +00001476
wdenk9c53f402003-10-15 23:53:47 +00001477 /* Reset USB (needed by some controllers) */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001478 writel(0, &ohci->regs->control);
wdenkde887eb2003-09-10 18:20:28 +00001479
1480 /* HC Reset requires max 10 us delay */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001481 writel(OHCI_HCR, &ohci->regs->cmdstatus);
1482 while ((readl(&ohci->regs->cmdstatus) & OHCI_HCR) != 0) {
wdenkde887eb2003-09-10 18:20:28 +00001483 if (--timeout == 0) {
1484 err("USB HC reset timed out!");
1485 return -1;
1486 }
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001487 udelay(1);
wdenkde887eb2003-09-10 18:20:28 +00001488 }
1489 return 0;
1490}
1491
1492/*-------------------------------------------------------------------------*/
1493
1494/* Start an OHCI controller, set the BUS operational
1495 * enable interrupts
1496 * connect the virtual root hub */
1497
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001498static int hc_start(struct ohci *ohci)
wdenkde887eb2003-09-10 18:20:28 +00001499{
wdenk9c53f402003-10-15 23:53:47 +00001500 __u32 mask;
1501 unsigned int fminterval;
wdenkde887eb2003-09-10 18:20:28 +00001502
1503 ohci->disabled = 1;
1504
1505 /* Tell the controller where the control and bulk lists are
1506 * The lists are empty now. */
1507
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001508 writel(0, &ohci->regs->ed_controlhead);
1509 writel(0, &ohci->regs->ed_bulkhead);
wdenkde887eb2003-09-10 18:20:28 +00001510
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001511 /* a reset clears this */
1512 writel((__u32) ohci->hcca, &ohci->regs->hcca);
wdenkde887eb2003-09-10 18:20:28 +00001513
wdenk9c53f402003-10-15 23:53:47 +00001514 fminterval = 0x2edf;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001515 writel((fminterval * 9) / 10, &ohci->regs->periodicstart);
wdenkde887eb2003-09-10 18:20:28 +00001516 fminterval |= ((((fminterval - 210) * 6) / 7) << 16);
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001517 writel(fminterval, &ohci->regs->fminterval);
1518 writel(0x628, &ohci->regs->lsthresh);
wdenkde887eb2003-09-10 18:20:28 +00001519
wdenk9c53f402003-10-15 23:53:47 +00001520 /* start controller operations */
1521 ohci->hc_control = OHCI_CONTROL_INIT | OHCI_USB_OPER;
wdenkde887eb2003-09-10 18:20:28 +00001522 ohci->disabled = 0;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001523 writel(ohci->hc_control, &ohci->regs->control);
wdenkde887eb2003-09-10 18:20:28 +00001524
dzu8d7e4d12003-09-29 21:55:54 +00001525 /* disable all interrupts */
1526 mask = (OHCI_INTR_SO | OHCI_INTR_WDH | OHCI_INTR_SF | OHCI_INTR_RD |
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001527 OHCI_INTR_UE | OHCI_INTR_FNO | OHCI_INTR_RHSC |
1528 OHCI_INTR_OC | OHCI_INTR_MIE);
1529 writel(mask, &ohci->regs->intrdisable);
dzu8d7e4d12003-09-29 21:55:54 +00001530 /* clear all interrupts */
1531 mask &= ~OHCI_INTR_MIE;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001532 writel(mask, &ohci->regs->intrstatus);
dzu8d7e4d12003-09-29 21:55:54 +00001533 /* Choose the interrupts we care about now - but w/o MIE */
1534 mask = OHCI_INTR_RHSC | OHCI_INTR_UE | OHCI_INTR_WDH | OHCI_INTR_SO;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001535 writel(mask, &ohci->regs->intrenable);
wdenkde887eb2003-09-10 18:20:28 +00001536
1537#ifdef OHCI_USE_NPS
1538 /* required for AMD-756 and some Mac platforms */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001539 writel((roothub_a(ohci) | RH_A_NPS) & ~RH_A_PSM,
1540 &ohci->regs->roothub.a);
1541 writel(RH_HS_LPSC, &ohci->regs->roothub.status);
1542#endif /* OHCI_USE_NPS */
wdenkde887eb2003-09-10 18:20:28 +00001543
1544#define mdelay(n) ({unsigned long msec=(n); while (msec--) udelay(1000);})
1545 /* POTPGT delay is bits 24-31, in 2 ms units. */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001546 mdelay((roothub_a(ohci) >> 23) & 0x1fe);
wdenkde887eb2003-09-10 18:20:28 +00001547
1548 /* connect the virtual root hub */
1549 ohci->rh.devnum = 0;
1550
1551 return 0;
1552}
1553
1554/*-------------------------------------------------------------------------*/
1555
1556/* an interrupt happens */
1557
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001558static int hc_interrupt(void)
wdenkde887eb2003-09-10 18:20:28 +00001559{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001560 struct ohci *ohci = &gohci;
wdenkde887eb2003-09-10 18:20:28 +00001561 struct ohci_regs *regs = ohci->regs;
wdenk9c53f402003-10-15 23:53:47 +00001562 int ints;
wdenkde887eb2003-09-10 18:20:28 +00001563 int stat = -1;
1564
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +02001565 if ((ohci->hcca->done_head != 0) &&
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001566 !(m32_swap(ohci->hcca->done_head) & 0x01)) {
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +02001567
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001568 ints = OHCI_INTR_WDH;
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +02001569
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001570 } else {
1571 ints = readl(&regs->intrstatus);
1572 if (ints == ~(u32) 0) {
1573 ohci->disabled++;
1574 err("%s device removed!", ohci->slot_name);
1575 return -1;
1576 }
1577 ints &= readl(&regs->intrenable);
1578 if (ints == 0) {
1579 dbg("hc_interrupt: returning..\n");
1580 return 0xff;
1581 }
wdenkde887eb2003-09-10 18:20:28 +00001582 }
1583
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001584 /* dbg("Interrupt: %x frame: %x", ints,
1585 le16_to_cpu(ohci->hcca->frame_no)); */
wdenkde887eb2003-09-10 18:20:28 +00001586
dzu8d7e4d12003-09-29 21:55:54 +00001587 if (ints & OHCI_INTR_RHSC) {
1588 got_rhsc = 1;
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +02001589 stat = 0xff;
dzu8d7e4d12003-09-29 21:55:54 +00001590 }
1591
wdenkde887eb2003-09-10 18:20:28 +00001592 if (ints & OHCI_INTR_UE) {
1593 ohci->disabled++;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001594 err("OHCI Unrecoverable Error, controller usb-%s disabled",
1595 ohci->slot_name);
wdenkde887eb2003-09-10 18:20:28 +00001596 /* e.g. due to PCI Master/Target Abort */
1597
1598#ifdef DEBUG
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001599 ohci_dump(ohci, 1);
wdenkde887eb2003-09-10 18:20:28 +00001600#else
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001601 wait_ms(1);
wdenkde887eb2003-09-10 18:20:28 +00001602#endif
1603 /* FIXME: be optimistic, hope that bug won't repeat often. */
1604 /* Make some non-interrupt context restart the controller. */
1605 /* Count and limit the retries though; either hardware or */
1606 /* software errors can go forever... */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001607 hc_reset(ohci);
wdenkde887eb2003-09-10 18:20:28 +00001608 return -1;
1609 }
1610
1611 if (ints & OHCI_INTR_WDH) {
1612 wait_ms(1);
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +02001613
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001614 writel(OHCI_INTR_WDH, &regs->intrdisable);
1615 stat = dl_done_list(&gohci, dl_reverse_done_list(&gohci));
1616 writel(OHCI_INTR_WDH, &regs->intrenable);
wdenkde887eb2003-09-10 18:20:28 +00001617 }
1618
1619 if (ints & OHCI_INTR_SO) {
1620 dbg("USB Schedule overrun\n");
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001621 writel(OHCI_INTR_SO, &regs->intrenable);
wdenkde887eb2003-09-10 18:20:28 +00001622 stat = -1;
1623 }
1624
1625 /* FIXME: this assumes SOF (1/ms) interrupts don't get lost... */
1626 if (ints & OHCI_INTR_SF) {
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001627 unsigned int frame = m16_swap(ohci->hcca->frame_no) & 1;
wdenkde887eb2003-09-10 18:20:28 +00001628 wait_ms(1);
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001629 writel(OHCI_INTR_SF, &regs->intrdisable);
wdenkde887eb2003-09-10 18:20:28 +00001630 if (ohci->ed_rm_list[frame] != NULL)
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001631 writel(OHCI_INTR_SF, &regs->intrenable);
wdenkde887eb2003-09-10 18:20:28 +00001632 stat = 0xff;
1633 }
1634
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001635 writel(ints, &regs->intrstatus);
wdenkde887eb2003-09-10 18:20:28 +00001636 return stat;
1637}
1638
1639/*-------------------------------------------------------------------------*/
1640
1641/*-------------------------------------------------------------------------*/
1642
1643/* De-allocate all resources.. */
1644
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001645static void hc_release_ohci(struct ohci *ohci)
wdenkde887eb2003-09-10 18:20:28 +00001646{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001647 dbg("USB HC release ohci usb-%s", ohci->slot_name);
wdenkde887eb2003-09-10 18:20:28 +00001648
1649 if (!ohci->disabled)
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001650 hc_reset(ohci);
wdenkde887eb2003-09-10 18:20:28 +00001651}
1652
1653/*-------------------------------------------------------------------------*/
1654
1655/*
1656 * low level initalisation routine, called from usb.c
1657 */
1658static char ohci_inited = 0;
1659
1660int usb_lowlevel_init(void)
1661{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001662 struct s3c24x0_clock_power *clk_power = s3c24x0_get_base_clock_power();
1663 struct s3c24x0_gpio *gpio = s3c24x0_get_base_gpio();
wdenkde887eb2003-09-10 18:20:28 +00001664
wdenk9c53f402003-10-15 23:53:47 +00001665 /*
1666 * Set the 48 MHz UPLL clocking. Values are taken from
1667 * "PLL value selection guide", 6-23, s3c2400_UM.pdf.
1668 */
C Nauman383c43e2010-10-26 23:04:31 +09001669 clk_power->upllcon = ((40 << 12) + (1 << 4) + 2);
1670 gpio->misccr |= 0x8; /* 1 = use pads related USB for USB host */
wdenkde887eb2003-09-10 18:20:28 +00001671
wdenk9c53f402003-10-15 23:53:47 +00001672 /*
1673 * Enable USB host clock.
1674 */
C Nauman383c43e2010-10-26 23:04:31 +09001675 clk_power->clkcon |= (1 << 4);
wdenkde887eb2003-09-10 18:20:28 +00001676
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001677 memset(&gohci, 0, sizeof(struct ohci));
1678 memset(&urb_priv, 0, sizeof(struct urb_priv));
wdenkde887eb2003-09-10 18:20:28 +00001679
1680 /* align the storage */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001681 if ((__u32) &ghcca[0] & 0xff) {
wdenkde887eb2003-09-10 18:20:28 +00001682 err("HCCA not aligned!!");
1683 return -1;
1684 }
1685 phcca = &ghcca[0];
1686 info("aligned ghcca %p", phcca);
1687 memset(&ohci_dev, 0, sizeof(struct ohci_device));
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001688 if ((__u32) &ohci_dev.ed[0] & 0x7) {
wdenkde887eb2003-09-10 18:20:28 +00001689 err("EDs not aligned!!");
1690 return -1;
1691 }
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001692 memset(gtd, 0, sizeof(struct td) * (NUM_TD + 1));
1693 if ((__u32) gtd & 0x7) {
wdenkde887eb2003-09-10 18:20:28 +00001694 err("TDs not aligned!!");
1695 return -1;
1696 }
1697 ptd = gtd;
1698 gohci.hcca = phcca;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001699 memset(phcca, 0, sizeof(struct ohci_hcca));
wdenkde887eb2003-09-10 18:20:28 +00001700
1701 gohci.disabled = 1;
1702 gohci.sleeping = 0;
1703 gohci.irq = -1;
1704 gohci.regs = (struct ohci_regs *)S3C24X0_USB_HOST_BASE;
1705
1706 gohci.flags = 0;
1707 gohci.slot_name = "s3c2400";
1708
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001709 if (hc_reset(&gohci) < 0) {
1710 hc_release_ohci(&gohci);
wdenk9c53f402003-10-15 23:53:47 +00001711 /* Initialization failed */
C Nauman383c43e2010-10-26 23:04:31 +09001712 clk_power->clkcon &= ~(1 << 4);
wdenkde887eb2003-09-10 18:20:28 +00001713 return -1;
1714 }
1715
1716 /* FIXME this is a second HC reset; why?? */
Wolfgang Denk10e4f542006-03-11 23:07:09 +01001717 gohci.hc_control = OHCI_USB_RESET;
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001718 writel(gohci.hc_control, &gohci.regs->control);
1719 wait_ms(10);
wdenkde887eb2003-09-10 18:20:28 +00001720
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001721 if (hc_start(&gohci) < 0) {
1722 err("can't start usb-%s", gohci.slot_name);
1723 hc_release_ohci(&gohci);
wdenk9c53f402003-10-15 23:53:47 +00001724 /* Initialization failed */
C Nauman383c43e2010-10-26 23:04:31 +09001725 clk_power->clkcon &= ~(1 << 4);
wdenkde887eb2003-09-10 18:20:28 +00001726 return -1;
1727 }
wdenkde887eb2003-09-10 18:20:28 +00001728#ifdef DEBUG
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001729 ohci_dump(&gohci, 1);
wdenkde887eb2003-09-10 18:20:28 +00001730#else
1731 wait_ms(1);
1732#endif
1733 ohci_inited = 1;
Wolfgang Denkc7a4f7d2005-07-21 11:57:57 +02001734 urb_finished = 1;
1735
wdenkde887eb2003-09-10 18:20:28 +00001736 return 0;
1737}
1738
1739int usb_lowlevel_stop(void)
1740{
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001741 struct s3c24x0_clock_power *clk_power = s3c24x0_get_base_clock_power();
wdenkde887eb2003-09-10 18:20:28 +00001742
1743 /* this gets called really early - before the controller has */
1744 /* even been initialized! */
1745 if (!ohci_inited)
1746 return 0;
1747 /* TODO release any interrupts, etc. */
1748 /* call hc_release_ohci() here ? */
kevin.morfitt@fearnside-systems.co.ukd1cacc72009-10-10 13:30:22 +09001749 hc_reset(&gohci);
wdenkde887eb2003-09-10 18:20:28 +00001750 /* may not want to do this */
C Nauman383c43e2010-10-26 23:04:31 +09001751 clk_power->clkcon &= ~(1 << 4);
wdenkde887eb2003-09-10 18:20:28 +00001752 return 0;
1753}
1754
kevin.morfitt@fearnside-systems.co.uke0d81312009-11-17 18:30:34 +09001755#endif /* defined(CONFIG_USB_OHCI) && defined(CONFIG_S3C24X0) */