blob: 5d273cb35186829954618324df6d8c7ec482b037 [file] [log] [blame]
Markus Klotzbuecher98095512006-05-23 10:33:11 +02001/*
2 * (C) Copyright 2006
3 * Markus Klotzbuecher, DENX Software Engineering <mk@denx.de>
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
Markus Klotzbuecher98095512006-05-23 10:33:11 +020025
Markus Klotzbuecher43c8b312006-11-27 11:44:58 +010026#if defined(CONFIG_USB_OHCI_NEW) && defined(CFG_USB_OHCI_CPU_INIT)
Markus Klotzbuecher98095512006-05-23 10:33:11 +020027# ifdef CONFIG_CPU_MONAHANS
Markus Klotzbuecherd0a38782006-05-23 13:38:35 +020028
29#include <asm/arch/pxa-regs.h>
30
Markus Klotzbuecher98095512006-05-23 10:33:11 +020031int usb_cpu_init()
32{
33 /* Enable USB host clock. */
34 CKENA |= (CKENA_2_USBHOST | CKENA_20_UDC);
35 udelay(100);
36
37 /* Configure Port 2 for Host (USB Client Registers) */
38 UP2OCR = 0x3000c;
39
40#if 0
41 GPIO2_2 = 0x801; /* USBHPEN - Alt. Fkt. 1 */
42 GPIO3_2 = 0x801; /* USBHPWR - Alt. Fkt. 1 */
43#endif
44
45 UHCHR |= UHCHR_FHR;
46 wait_ms(11);
47 UHCHR &= ~UHCHR_FHR;
48
49 UHCHR |= UHCHR_FSBIR;
50 while (UHCHR & UHCHR_FSBIR)
51 udelay(1);
52
53#if 0
54 UHCHR |= UHCHR_PCPL; /* USBHPEN is active low */
55 UHCHR |= UHCHR_PSPL; /* USBHPWR is active low */
56#endif
57
58 UHCHR &= ~UHCHR_SSEP0;
59 UHCHR &= ~UHCHR_SSEP1;
60 UHCHR &= ~UHCHR_SSE;
61
62 return 0;
63}
64
65int usb_cpu_stop()
66{
67 /* may not want to do this */
68 /* CKENA &= ~(CKENA_2_USBHOST | CKENA_20_UDC); */
Markus Klotzbuecheraa219212006-05-30 16:56:14 +020069 return 0;
70}
Markus Klotzbuecher98095512006-05-23 10:33:11 +020071
Markus Klotzbuecheraa219212006-05-30 16:56:14 +020072int usb_cpu_init_fail()
73{
Markus Klotzbuecher98095512006-05-23 10:33:11 +020074 return 0;
75}
Markus Klotzbuecheraa219212006-05-30 16:56:14 +020076
Markus Klotzbuecher98095512006-05-23 10:33:11 +020077# endif /* CONFIG_CPU_MONAHANS */
Markus Klotzbuecherd0a38782006-05-23 13:38:35 +020078#endif /* defined(CONFIG_USB_OHCI) && defined(CFG_USB_OHCI_CPU_INIT) */