Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 42abea67f53b56528ac23d1a94242d784570b45a / . / configs / T2080RDB_revD_SPIFLASH_defconfig
blob: 0b7e71567da5501a09a9d241fb62885c7f6bc166 [file] [log] [blame]
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]1CONFIG_PPC=y
2CONFIG_SYS_TEXT_BASE=0x00201000
3CONFIG_SPL_LIBCOMMON_SUPPORT=y
4CONFIG_SPL_LIBGENERIC_SUPPORT=y
5CONFIG_SYS_MEMTEST_START=0x00200000
6CONFIG_SYS_MEMTEST_END=0x00400000
7CONFIG_ENV_SIZE=0x2000
8CONFIG_ENV_OFFSET=0x100000
9CONFIG_ENV_SECT_SIZE=0x10000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]10CONFIG_DEFAULT_DEVICE_TREE="t2080rdb"
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]11CONFIG_SPL_TEXT_BASE=0xFFFD8000
Tom Rini89cdcab2021-12-12 22:12:31 -0500[diff] [blame]12CONFIG_VID=y
13CONFIG_VID_FLS_ENV="t208xrdb_vdd_mv"
14CONFIG_VOL_MONITOR_IR36021_READ=y
15CONFIG_VOL_MONITOR_IR36021_SET=y
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]16CONFIG_SPL_SERIAL=y
Simon Glass284cb9c2021-07-10 21:14:31 -0600[diff] [blame]17CONFIG_SPL_DRIVERS_MISC=y
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]18CONFIG_SPL=y
19CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassa5820472021-08-08 12:20:14 -0600[diff] [blame]20CONFIG_SPL_SPI=y
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]21CONFIG_MPC85xx=y
22CONFIG_TARGET_T2080RDB=y
23CONFIG_T2080RDB_REV_D=y
Tom Rini5ca768d2022-01-24 21:08:41 +0000[diff] [blame]24CONFIG_MP=y
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]25CONFIG_FIT=y
26CONFIG_FIT_VERBOSE=y
27CONFIG_OF_BOARD_SETUP=y
28CONFIG_OF_STDOUT_VIA_ALIAS=y
Tom Rini9ff815a2021-08-24 23:11:49 -0400[diff] [blame]29CONFIG_SYS_EXTRA_OPTIONS="SPIFLASH"
30CONFIG_RAMBOOT_PBL=y
31CONFIG_SYS_FSL_PBL_PBI="board/freescale/t208xrdb/t2080_pbi.cfg"
32CONFIG_SYS_FSL_PBL_RCW="board/freescale/t208xrdb/t2080_spi_rcw.cfg"
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]33CONFIG_BOOTDELAY=10
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]34CONFIG_USE_BOOTCOMMAND=y
35CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/ram rw console=$consoledev,$baudrate $othbootargs;setenv ramdiskaddr 0x02000000;setenv fdtaddr 0x00c00000;setenv loadaddr 0x1000000;bootm $loadaddr $ramdiskaddr $fdtaddr"
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]36CONFIG_BOARD_EARLY_INIT_R=y
37# CONFIG_SPL_FRAMEWORK is not set
38CONFIG_SPL_SPI_BOOT=y
39CONFIG_SPL_FSL_PBL=y
40CONFIG_SPL_ENV_SUPPORT=y
Simon Glassbccfc2e2021-07-10 21:14:36 -0600[diff] [blame]41CONFIG_SPL_I2C=y
Simon Glass64571062021-08-08 12:20:16 -0600[diff] [blame]42CONFIG_SPL_MPC8XXX_INIT_DDR=y
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]43CONFIG_HUSH_PARSER=y
44CONFIG_CMD_IMLS=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]45CONFIG_SYS_I2C_EEPROM_ADDR_LEN=2
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]46CONFIG_CMD_MEMTEST=y
47CONFIG_SYS_ALT_MEMTEST=y
48CONFIG_CMD_DM=y
49CONFIG_CMD_I2C=y
50CONFIG_CMD_MMC=y
51CONFIG_CMD_USB=y
52CONFIG_CMD_DHCP=y
53CONFIG_CMD_MII=y
54CONFIG_CMD_PING=y
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]55CONFIG_CMD_EXT2=y
56CONFIG_CMD_FAT=y
57CONFIG_CMD_MTDPARTS=y
58CONFIG_MTDIDS_DEFAULT="nor0=fe8000000.nor,nand0=fff800000.flash,spi0=spife110000.1"
59CONFIG_MTDPARTS_DEFAULT="mtdparts=fe8000000.nor:1m(uboot),5m(kernel),128k(dtb),96m(fs),-(user);fff800000.flash:1m(uboot),5m(kernel),128k(dtb),96m(fs),-(user);spife110000.1:1m(uboot),5m(kernel),128k(dtb),-(user)"
60# CONFIG_CMD_IRQ is not set
61CONFIG_OF_CONTROL=y
62CONFIG_ENV_OVERWRITE=y
63CONFIG_ENV_IS_IN_SPI_FLASH=y
64CONFIG_DM=y
Simon Glass231e7742022-01-31 07:49:37 -0700[diff] [blame]65CONFIG_SYS_SATA_MAX_DEVICE=2
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]66CONFIG_FSL_CAAM=y
Tom Rinif7246c22021-08-21 13:50:17 -0400[diff] [blame]67CONFIG_DDR_CLK_FREQ=133330000
Tom Rini468c2d52021-08-21 13:50:18 -0400[diff] [blame]68CONFIG_DDR_ECC=y
69CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]70CONFIG_DM_I2C=y
Tom Rini52b2e262021-08-18 23:12:24 -0400[diff] [blame]71CONFIG_SPL_SYS_I2C_LEGACY=y
Tom Rinib1b13072021-08-18 23:12:37 -0400[diff] [blame]72CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Tom Rinibe94c762021-08-18 23:12:35 -0400[diff] [blame]73CONFIG_SYS_I2C_FSL=y
74CONFIG_SYS_FSL_I2C_OFFSET=0x118000
75CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
76CONFIG_SYS_FSL_I2C2_OFFSET=0x118100
77CONFIG_SYS_FSL_HAS_I2C3_OFFSET=y
78CONFIG_SYS_FSL_I2C3_OFFSET=0x119000
79CONFIG_SYS_FSL_HAS_I2C4_OFFSET=y
80CONFIG_SYS_FSL_I2C4_OFFSET=0x119100
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]81CONFIG_SYS_I2C_EEPROM_ADDR=0x50
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]82CONFIG_FSL_ESDHC=y
83CONFIG_MTD=y
84CONFIG_MTD_NOR_FLASH=y
85CONFIG_FLASH_CFI_DRIVER=y
86CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
87CONFIG_FLASH_CFI_MTD=y
88CONFIG_SYS_FLASH_CFI=y
89CONFIG_DM_SPI_FLASH=y
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]90CONFIG_SF_DEFAULT_SPEED=10000000
91CONFIG_SPI_FLASH_STMICRO=y
92CONFIG_PHYLIB=y
93CONFIG_PHY_AQUANTIA=y
94CONFIG_PHY_CORTINA=y
95CONFIG_SYS_CORTINA_FW_IN_SPIFLASH=y
Kuldeep Singh016965f2021-08-10 11:20:07 +0530[diff] [blame]96CONFIG_CORTINA_FW_ADDR=0x120000
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]97CONFIG_PHY_REALTEK=y
98CONFIG_DM_ETH=y
99CONFIG_DM_MDIO=y
100CONFIG_E1000=y
101CONFIG_FMAN_ENET=y
Rajesh Bhagataec38012021-11-09 16:30:38 +0530[diff] [blame]102CONFIG_SYS_FMAN_FW_ADDR=0x110000
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]103CONFIG_MII=y
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]104CONFIG_DM_PCI_COMPAT=y
105CONFIG_PCIE_FSL=y
106CONFIG_SYS_QE_FMAN_FW_IN_SPIFLASH=y
107CONFIG_DM_RTC=y
108CONFIG_RTC_DS1307=y
109CONFIG_SYS_NS16550=y
110CONFIG_SPI=y
111CONFIG_DM_SPI=y
112CONFIG_FSL_ESPI=y
113CONFIG_USB=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]114CONFIG_USB_EHCI_FSL=y
Camelia Groza9bf4db62021-06-11 15:28:08 +0300[diff] [blame]115CONFIG_USB_STORAGE=y
116CONFIG_ADDR_MAP=y
117CONFIG_SYS_NUM_ADDR_MAP=64