blob: f2a7b7d39c0d047efc8e340dfe10b9c19dabd6c8 [file] [log] [blame]
Tom Rini614edd82024-02-29 12:33:36 -05001/* SPDX-License-Identifier: GPL-2.0-or-later */
2/*
3 * This header provides constants for AT91 pmc status.
4 *
5 * The constants defined in this header are being used in dts.
6 */
7
8#ifndef _DT_BINDINGS_CLK_AT91_H
9#define _DT_BINDINGS_CLK_AT91_H
10
11#define PMC_TYPE_CORE 0
12#define PMC_TYPE_SYSTEM 1
13#define PMC_TYPE_PERIPHERAL 2
14#define PMC_TYPE_GCK 3
15#define PMC_TYPE_PROGRAMMABLE 4
16
17#define PMC_SLOW 0
18#define PMC_MCK 1
19#define PMC_UTMI 2
20#define PMC_MAIN 3
21#define PMC_MCK2 4
22#define PMC_I2S0_MUX 5
23#define PMC_I2S1_MUX 6
24#define PMC_PLLACK 7
25#define PMC_PLLBCK 8
26#define PMC_AUDIOPLLCK 9
27#define PMC_AUDIOPINCK 10
28
29/* SAMA7G5 */
30#define PMC_CPUPLL (PMC_MAIN + 1)
31#define PMC_SYSPLL (PMC_MAIN + 2)
32#define PMC_DDRPLL (PMC_MAIN + 3)
33#define PMC_IMGPLL (PMC_MAIN + 4)
34#define PMC_BAUDPLL (PMC_MAIN + 5)
35#define PMC_AUDIOPMCPLL (PMC_MAIN + 6)
36#define PMC_AUDIOIOPLL (PMC_MAIN + 7)
37#define PMC_ETHPLL (PMC_MAIN + 8)
38#define PMC_CPU (PMC_MAIN + 9)
39#define PMC_MCK1 (PMC_MAIN + 10)
40
Tom Rinic6af8e82024-12-24 12:07:22 -060041/* SAM9X7 */
42#define PMC_PLLADIV2 (PMC_MAIN + 11)
43#define PMC_LVDSPLL (PMC_MAIN + 12)
44
Tom Rini33bc5a62025-04-02 08:31:20 -060045/* SAMA7D65 */
46#define PMC_MCK3 (PMC_MAIN + 13)
47#define PMC_MCK5 (PMC_MAIN + 14)
48
Tom Rini614edd82024-02-29 12:33:36 -050049#ifndef AT91_PMC_MOSCS
50#define AT91_PMC_MOSCS 0 /* MOSCS Flag */
51#define AT91_PMC_LOCKA 1 /* PLLA Lock */
52#define AT91_PMC_LOCKB 2 /* PLLB Lock */
53#define AT91_PMC_MCKRDY 3 /* Master Clock */
54#define AT91_PMC_LOCKU 6 /* UPLL Lock */
55#define AT91_PMC_PCKRDY(id) (8 + (id)) /* Programmable Clock */
56#define AT91_PMC_MOSCSELS 16 /* Main Oscillator Selection */
57#define AT91_PMC_MOSCRCS 17 /* Main On-Chip RC */
58#define AT91_PMC_CFDEV 18 /* Clock Failure Detector Event */
59#define AT91_PMC_GCKRDY 24 /* Generated Clocks */
60#endif
61
Tom Rini33bc5a62025-04-02 08:31:20 -060062/* Slow clock. */
63#define SCKC_MD_SLCK 0
64#define SCKC_TD_SLCK 1
65
Tom Rini614edd82024-02-29 12:33:36 -050066#endif