Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 428734e49247ddd9f100bc06db52187df4ed7579 / . / arch / arm / cpu / armv7 / sunxi / clock_sun4i.c
blob: ecbdb0162b2efcd17f6c6ee2a357543e2a71cab2 [file] [log] [blame]
Ian Campbell49aeca32014-05-05 11:52:23 +0100[diff] [blame]1/*
2 * sun4i, sun5i and sun7i specific clock code
3 *
4 * (C) Copyright 2007-2012
5 * Allwinner Technology Co., Ltd. <www.allwinnertech.com>
6 * Tom Cubie <tangliang@allwinnertech.com>
7 *
8 * (C) Copyright 2013 Luke Kenneth Casson Leighton <lkcl@lkcl.net>
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13#include <common.h>
14#include <asm/io.h>
15#include <asm/arch/clock.h>
16#include <asm/arch/gpio.h>
17#include <asm/arch/sys_proto.h>
18
19#ifdef CONFIG_SPL_BUILD
20void clock_init_safe(void)
21{
22 struct sunxi_ccm_reg * const ccm =
23 (struct sunxi_ccm_reg *)SUNXI_CCM_BASE;
24
25 /* Set safe defaults until PMU is configured */
26 writel(AXI_DIV_1 << AXI_DIV_SHIFT |
27 AHB_DIV_2 << AHB_DIV_SHIFT |
28 APB0_DIV_1 << APB0_DIV_SHIFT |
29 CPU_CLK_SRC_OSC24M << CPU_CLK_SRC_SHIFT,
30 &ccm->cpu_ahb_apb0_cfg);
31 writel(PLL1_CFG_DEFAULT, &ccm->pll1_cfg);
32 sdelay(200);
33 writel(AXI_DIV_1 << AXI_DIV_SHIFT |
34 AHB_DIV_2 << AHB_DIV_SHIFT |
35 APB0_DIV_1 << APB0_DIV_SHIFT |
36 CPU_CLK_SRC_PLL1 << CPU_CLK_SRC_SHIFT,
37 &ccm->cpu_ahb_apb0_cfg);
38#ifdef CONFIG_SUN7I
Ian Campbell504166e2014-06-05 19:00:16 +0100[diff] [blame]39 setbits_le32(&ccm->ahb_gate0, 0x1 << AHB_GATE_OFFSET_DMA);
Ian Campbell49aeca32014-05-05 11:52:23 +0100[diff] [blame]40#endif
41 writel(PLL6_CFG_DEFAULT, &ccm->pll6_cfg);
Ian Campbella2ebf922014-07-18 20:38:41 +0100[diff] [blame]42#ifdef CONFIG_SUNXI_AHCI
43 setbits_le32(&ccm->ahb_gate0, 0x1 << AHB_GATE_OFFSET_SATA);
44 setbits_le32(&ccm->pll6_cfg, 0x1 << CCM_PLL6_CTRL_SATA_EN_SHIFT);
45#endif
Ian Campbell49aeca32014-05-05 11:52:23 +0100[diff] [blame]46}
47#endif
48
49void clock_init_uart(void)
50{
51 struct sunxi_ccm_reg *const ccm =
52 (struct sunxi_ccm_reg *)SUNXI_CCM_BASE;
53
54 /* uart clock source is apb1 */
55 writel(APB1_CLK_SRC_OSC24M|
56 APB1_CLK_RATE_N_1|
57 APB1_CLK_RATE_M(1),
58 &ccm->apb1_clk_div_cfg);
59
60 /* open the clock for uart */
61 setbits_le32(&ccm->apb1_gate,
62 CLK_GATE_OPEN << (APB1_GATE_UART_SHIFT+CONFIG_CONS_INDEX-1));
63}
64
65int clock_twi_onoff(int port, int state)
66{
67 struct sunxi_ccm_reg *const ccm =
68 (struct sunxi_ccm_reg *)SUNXI_CCM_BASE;
69
70 if (port > 2)
71 return -1;
72
73 /* set the apb clock gate for twi */
74 if (state)
75 setbits_le32(&ccm->apb1_gate,
76 CLK_GATE_OPEN << (APB1_GATE_TWI_SHIFT+port));
77 else
78 clrbits_le32(&ccm->apb1_gate,
79 CLK_GATE_OPEN << (APB1_GATE_TWI_SHIFT+port));
80
81 return 0;
82}
83
84#ifdef CONFIG_SPL_BUILD
85#define PLL1_CFG(N, K, M, P) ( 1 << CCM_PLL1_CFG_ENABLE_SHIFT | \
86 0 << CCM_PLL1_CFG_VCO_RST_SHIFT | \
87 8 << CCM_PLL1_CFG_VCO_BIAS_SHIFT | \
88 0 << CCM_PLL1_CFG_PLL4_EXCH_SHIFT | \
89 16 << CCM_PLL1_CFG_BIAS_CUR_SHIFT | \
90 (P)<< CCM_PLL1_CFG_DIVP_SHIFT | \
91 2 << CCM_PLL1_CFG_LCK_TMR_SHIFT | \
92 (N)<< CCM_PLL1_CFG_FACTOR_N_SHIFT | \
93 (K)<< CCM_PLL1_CFG_FACTOR_K_SHIFT | \
94 0 << CCM_PLL1_CFG_SIG_DELT_PAT_IN_SHIFT | \
95 0 << CCM_PLL1_CFG_SIG_DELT_PAT_EN_SHIFT | \
96 (M)<< CCM_PLL1_CFG_FACTOR_M_SHIFT)
97
98static struct {
99 u32 pll1_cfg;
100 unsigned int freq;
101} pll1_para[] = {
102 /* This array must be ordered by frequency. */
103 { PLL1_CFG(16, 0, 0, 0), 384000000 },
104 { PLL1_CFG(16, 1, 0, 0), 768000000 },
105 { PLL1_CFG(20, 1, 0, 0), 960000000 },
106 { PLL1_CFG(21, 1, 0, 0), 1008000000},
107 { PLL1_CFG(22, 1, 0, 0), 1056000000},
108 { PLL1_CFG(23, 1, 0, 0), 1104000000},
109 { PLL1_CFG(24, 1, 0, 0), 1152000000},
110 { PLL1_CFG(25, 1, 0, 0), 1200000000},
111 { PLL1_CFG(26, 1, 0, 0), 1248000000},
112 { PLL1_CFG(27, 1, 0, 0), 1296000000},
113 { PLL1_CFG(28, 1, 0, 0), 1344000000},
114 { PLL1_CFG(29, 1, 0, 0), 1392000000},
115 { PLL1_CFG(30, 1, 0, 0), 1440000000},
116 { PLL1_CFG(31, 1, 0, 0), 1488000000},
117 /* Final catchall entry */
118 { PLL1_CFG(31, 1, 0, 0), ~0},
119};
120
121void clock_set_pll1(unsigned int hz)
122{
123 int i = 0;
124 int axi, ahb, apb0;
125 struct sunxi_ccm_reg * const ccm =
126 (struct sunxi_ccm_reg *)SUNXI_CCM_BASE;
127
128 /* Find target frequency */
129 while (pll1_para[i].freq < hz)
130 i++;
131
132 hz = pll1_para[i].freq;
133
134 /* Calculate system clock divisors */
135 axi = DIV_ROUND_UP(hz, 432000000); /* Max 450MHz */
136 ahb = DIV_ROUND_UP(hz/axi, 204000000); /* Max 250MHz */
137 apb0 = 2; /* Max 150MHz */
138
139 printf("CPU: %uHz, AXI/AHB/APB: %d/%d/%d\n", hz, axi, ahb, apb0);
140
141 /* Map divisors to register values */
142 axi = axi - 1;
143 if (ahb > 4)
144 ahb = 3;
145 else if (ahb > 2)
146 ahb = 2;
147 else if (ahb > 1)
148 ahb = 1;
149 else
150 ahb = 0;
151
152 apb0 = apb0 - 1;
153
154 /* Switch to 24MHz clock while changing PLL1 */
155 writel(AXI_DIV_1 << AXI_DIV_SHIFT |
156 AHB_DIV_2 << AHB_DIV_SHIFT |
157 APB0_DIV_1 << APB0_DIV_SHIFT |
158 CPU_CLK_SRC_OSC24M << CPU_CLK_SRC_SHIFT,
159 &ccm->cpu_ahb_apb0_cfg);
160 sdelay(20);
161
162 /* Configure sys clock divisors */
163 writel(axi << AXI_DIV_SHIFT |
164 ahb << AHB_DIV_SHIFT |
165 apb0 << APB0_DIV_SHIFT |
166 CPU_CLK_SRC_OSC24M << CPU_CLK_SRC_SHIFT,
167 &ccm->cpu_ahb_apb0_cfg);
168
169 /* Configure PLL1 at the desired frequency */
170 writel(pll1_para[i].pll1_cfg, &ccm->pll1_cfg);
171 sdelay(200);
172
173 /* Switch CPU to PLL1 */
174 writel(axi << AXI_DIV_SHIFT |
175 ahb << AHB_DIV_SHIFT |
176 apb0 << APB0_DIV_SHIFT |
177 CPU_CLK_SRC_PLL1 << CPU_CLK_SRC_SHIFT,
178 &ccm->cpu_ahb_apb0_cfg);
179 sdelay(20);
180}
181#endif
182
183unsigned int clock_get_pll6(void)
184{
185 struct sunxi_ccm_reg *const ccm =
186 (struct sunxi_ccm_reg *)SUNXI_CCM_BASE;
187 uint32_t rval = readl(&ccm->pll6_cfg);
188 int n = ((rval & CCM_PLL6_CTRL_N_MASK) >> CCM_PLL6_CTRL_N_SHIFT);
189 int k = ((rval & CCM_PLL6_CTRL_K_MASK) >> CCM_PLL6_CTRL_K_SHIFT) + 1;
190 return 24000000 * n * k / 2;
191}