Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 417292724730f79a2827e14572562ca80a486291 / . / configs / rock-pi-e-rk3328_defconfig
blob: 105551558ccbdce96b1bbd6a62aa6dc755a53e3e [file] [log] [blame]
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]3CONFIG_COUNTER_FREQUENCY=24000000
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]4CONFIG_ARCH_ROCKCHIP=y
5CONFIG_SYS_TEXT_BASE=0x00200000
Simon Glass035939e2021-07-10 21:14:30 -0600[diff] [blame]6CONFIG_SPL_GPIO=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]7CONFIG_NR_DRAM_BANKS=1
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]8CONFIG_ENV_OFFSET=0x3F8000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]9CONFIG_DEFAULT_DEVICE_TREE="rk3328-rock-pi-e"
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]10CONFIG_ROCKCHIP_RK3328=y
11CONFIG_TPL_ROCKCHIP_COMMON_BOARD=y
12CONFIG_TPL_LIBCOMMON_SUPPORT=y
13CONFIG_TPL_LIBGENERIC_SUPPORT=y
Simon Glass284cb9c2021-07-10 21:14:31 -0600[diff] [blame]14CONFIG_SPL_DRIVERS_MISC=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]15CONFIG_SPL_STACK_R_ADDR=0x4000000
16CONFIG_SPL_SYS_MALLOC_F_LEN=0x4000
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]17CONFIG_DEBUG_UART_BASE=0xFF130000
18CONFIG_DEBUG_UART_CLOCK=24000000
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]19CONFIG_SYS_LOAD_ADDR=0x800800
Tom Rinie0a54502022-07-25 17:19:18 -0400[diff] [blame]20CONFIG_TPL_MAX_SIZE=0x40000
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]21CONFIG_DEBUG_UART=y
Tom Rini4ddbade2022-05-25 12:16:03 -0400[diff] [blame]22CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
23CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x300000
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]24CONFIG_TPL_SYS_MALLOC_F_LEN=0x800
25# CONFIG_ANDROID_BOOT_IMAGE is not set
26CONFIG_FIT=y
27CONFIG_FIT_VERBOSE=y
28CONFIG_SPL_LOAD_FIT=y
29CONFIG_DEFAULT_FDT_FILE="rockchip/rk3328-rock-pi-e.dtb"
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]30# CONFIG_DISPLAY_CPUINFO is not set
31CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]32CONFIG_MISC_INIT_R=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]33CONFIG_SPL_MAX_SIZE=0x40000
34CONFIG_SPL_PAD_TO=0x7f8000
Tom Rini65aa1242022-05-27 10:19:45 -0400[diff] [blame]35CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
36CONFIG_SPL_BSS_START_ADDR=0x2000000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]37CONFIG_SPL_BSS_MAX_SIZE=0x2000
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]38# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]39# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
40CONFIG_SPL_STACK=0x400000
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]41CONFIG_SPL_STACK_R=y
Tom Rini52f34042020-06-23 08:20:07 -0400[diff] [blame]42CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x10000
Simon Glassbccfc2e2021-07-10 21:14:36 -0600[diff] [blame]43CONFIG_SPL_I2C=y
Simon Glasse91ac4c2021-07-10 21:14:24 -0600[diff] [blame]44CONFIG_SPL_POWER=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]45CONFIG_SPL_ATF=y
46CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y
Tom Rini2c3c2822022-06-06 12:13:29 -0400[diff] [blame]47CONFIG_TPL_SYS_MALLOC_SIMPLE=y
Simon Glass284cb9c2021-07-10 21:14:31 -0600[diff] [blame]48CONFIG_TPL_DRIVERS_MISC=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]49CONFIG_CMD_BOOTZ=y
50CONFIG_CMD_GPT=y
51CONFIG_CMD_MMC=y
52CONFIG_CMD_USB=y
53CONFIG_CMD_TIME=y
54CONFIG_SPL_OF_CONTROL=y
55CONFIG_TPL_OF_CONTROL=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]56CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
57CONFIG_TPL_OF_PLATDATA=y
58CONFIG_ENV_IS_IN_MMC=y
59CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rinieb1f9092020-07-24 17:14:47 -0400[diff] [blame]60CONFIG_SYS_MMC_ENV_DEV=1
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]61CONFIG_NET_RANDOM_ETHADDR=y
62CONFIG_TPL_DM=y
63CONFIG_REGMAP=y
64CONFIG_SPL_REGMAP=y
65CONFIG_TPL_REGMAP=y
66CONFIG_SYSCON=y
67CONFIG_SPL_SYSCON=y
68CONFIG_TPL_SYSCON=y
69CONFIG_CLK=y
70CONFIG_SPL_CLK=y
71CONFIG_FASTBOOT_BUF_ADDR=0x800800
72CONFIG_FASTBOOT_CMD_OEM_FORMAT=y
73CONFIG_ROCKCHIP_GPIO=y
74CONFIG_SYS_I2C_ROCKCHIP=y
75CONFIG_MMC_DW=y
76CONFIG_MMC_DW_ROCKCHIP=y
77CONFIG_SF_DEFAULT_SPEED=20000000
78CONFIG_DM_ETH=y
79CONFIG_ETH_DESIGNWARE=y
80CONFIG_GMAC_ROCKCHIP=y
81CONFIG_PHY=y
82CONFIG_PINCTRL=y
83CONFIG_SPL_PINCTRL=y
84CONFIG_DM_PMIC=y
85CONFIG_PMIC_RK8XX=y
Simon Glass6343ffb2021-08-08 12:20:25 -0600[diff] [blame]86CONFIG_SPL_PMIC_RK8XX=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]87CONFIG_SPL_DM_REGULATOR=y
88CONFIG_REGULATOR_PWM=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]89CONFIG_DM_REGULATOR_FIXED=y
Tom Rini52f34042020-06-23 08:20:07 -0400[diff] [blame]90CONFIG_SPL_DM_REGULATOR_FIXED=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]91CONFIG_REGULATOR_RK8XX=y
92CONFIG_PWM_ROCKCHIP=y
93CONFIG_RAM=y
94CONFIG_SPL_RAM=y
95CONFIG_TPL_RAM=y
96CONFIG_DM_RESET=y
97CONFIG_BAUDRATE=1500000
98CONFIG_DEBUG_UART_SHIFT=2
99CONFIG_DEBUG_UART_ANNOUNCE=y
100CONFIG_DEBUG_UART_SKIP_INIT=y
Tom Rini4c66e9a2020-11-09 14:23:01 -0500[diff] [blame]101CONFIG_SYSINFO=y
102CONFIG_SYSINFO_SMBIOS=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]103CONFIG_SYSRESET=y
104# CONFIG_TPL_SYSRESET is not set
105CONFIG_USB=y
106CONFIG_USB_XHCI_HCD=y
107CONFIG_USB_XHCI_DWC3=y
108CONFIG_USB_EHCI_HCD=y
109CONFIG_USB_EHCI_GENERIC=y
110CONFIG_USB_OHCI_HCD=y
111CONFIG_USB_OHCI_GENERIC=y
Tom Rini112d2e02022-06-25 11:02:31 -0400[diff] [blame]112CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS=1
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]113CONFIG_USB_DWC2=y
114CONFIG_USB_DWC3=y
115# CONFIG_USB_DWC3_GADGET is not set
116CONFIG_USB_GADGET=y
117CONFIG_USB_GADGET_DWC2_OTG=y
118CONFIG_SPL_TINY_MEMSET=y
119CONFIG_TPL_TINY_MEMSET=y
120CONFIG_ERRNO_STR=y