blob: 5d77c092be5b062ed2b0f0b4739bd371ec8de961 [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/clock/qcom,gcc-sm8250.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: Qualcomm Global Clock & Reset Controller on SM8250
8
9maintainers:
10 - Stephen Boyd <sboyd@kernel.org>
11 - Taniya Das <quic_tdas@quicinc.com>
12
13description: |
14 Qualcomm global clock control module provides the clocks, resets and power
15 domains on SM8250.
16
17 See also:: include/dt-bindings/clock/qcom,gcc-sm8250.h
18
19properties:
20 compatible:
21 const: qcom,gcc-sm8250
22
23 clocks:
24 items:
25 - description: Board XO source
26 - description: Board active XO source
27 - description: Sleep clock source
28
29 clock-names:
30 items:
31 - const: bi_tcxo
32 - const: bi_tcxo_ao
33 - const: sleep_clk
34
35required:
36 - compatible
37 - clocks
38 - clock-names
39
40allOf:
41 - $ref: qcom,gcc.yaml#
42
43unevaluatedProperties: false
44
45examples:
46 - |
47 #include <dt-bindings/clock/qcom,rpmh.h>
48 clock-controller@100000 {
49 compatible = "qcom,gcc-sm8250";
50 reg = <0x00100000 0x1f0000>;
51 clocks = <&rpmhcc RPMH_CXO_CLK>,
52 <&rpmhcc RPMH_CXO_CLK_A>,
53 <&sleep_clk>;
54 clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk";
55 #clock-cells = <1>;
56 #reset-cells = <1>;
57 #power-domain-cells = <1>;
58 };
59...