Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 41020f33c6dcf15644c96033327de5aa99c37b10 / . / configs / sama5d27_wlsom1_ek_mmc_defconfig
blob: a22dcf1a01bb487f136ab70ca1be9ee45f7af0a7 [file] [log] [blame]
Nicolas Ferre8ba10c72019-08-08 07:48:26 +0000[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_AT91=y
3CONFIG_SYS_TEXT_BASE=0x26f00000
4CONFIG_TARGET_SAMA5D27_WLSOM1_EK=y
Eugen Hristev1d152122019-08-08 07:48:35 +0000[diff] [blame]5CONFIG_SPL_GPIO_SUPPORT=y
6CONFIG_SPL_LIBCOMMON_SUPPORT=y
7CONFIG_SPL_LIBGENERIC_SUPPORT=y
Nicolas Ferre8ba10c72019-08-08 07:48:26 +0000[diff] [blame]8CONFIG_SYS_MALLOC_F_LEN=0x2000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]9CONFIG_ENV_SIZE=0x4000
10CONFIG_DM_GPIO=y
Eugen Hristev1d152122019-08-08 07:48:35 +0000[diff] [blame]11CONFIG_SPL_MMC_SUPPORT=y
12CONFIG_SPL_SERIAL_SUPPORT=y
13CONFIG_SPL_DRIVERS_MISC_SUPPORT=y
Eugen Hristev1d152122019-08-08 07:48:35 +0000[diff] [blame]14CONFIG_SPL=y
Nicolas Ferre8ba10c72019-08-08 07:48:26 +0000[diff] [blame]15CONFIG_DEBUG_UART_BOARD_INIT=y
16CONFIG_DEBUG_UART_BASE=0xf801c000
17CONFIG_DEBUG_UART_CLOCK=82000000
Eugen Hristev1d152122019-08-08 07:48:35 +0000[diff] [blame]18CONFIG_SPL_FS_FAT=y
19CONFIG_SPL_LIBDISK_SUPPORT=y
Nicolas Ferre8ba10c72019-08-08 07:48:26 +0000[diff] [blame]20CONFIG_DEBUG_UART=y
Tom Riniecdb78e2019-11-07 14:25:00 -0500[diff] [blame]21CONFIG_SPL_TEXT_BASE=0x200000
Nicolas Ferre8ba10c72019-08-08 07:48:26 +0000[diff] [blame]22CONFIG_ENV_VARS_UBOOT_CONFIG=y
23CONFIG_FIT=y
24CONFIG_SYS_EXTRA_OPTIONS="SAMA5D2"
25CONFIG_SD_BOOT=y
26CONFIG_BOOTDELAY=3
27CONFIG_USE_BOOTARGS=y
Eugen Hristev1d152122019-08-08 07:48:35 +0000[diff] [blame]28CONFIG_MISC_INIT_R=y
Nicolas Ferre8ba10c72019-08-08 07:48:26 +0000[diff] [blame]29# CONFIG_DISPLAY_BOARDINFO is not set
30CONFIG_DISPLAY_BOARDINFO_LATE=y
Eugen Hristev1d152122019-08-08 07:48:35 +0000[diff] [blame]31CONFIG_SPL_SEPARATE_BSS=y
32CONFIG_SPL_DISPLAY_PRINT=y
33# CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR is not set
Eugen Hristev49314062019-09-04 08:19:43 +0000[diff] [blame]34CONFIG_SPL_AT91_MCK_BYPASS=y
Nicolas Ferre8ba10c72019-08-08 07:48:26 +0000[diff] [blame]35CONFIG_HUSH_PARSER=y
36CONFIG_CMD_BOOTZ=y
37# CONFIG_CMD_FLASH is not set
38CONFIG_CMD_I2C=y
39# CONFIG_CMD_LOADS is not set
40CONFIG_CMD_MMC=y
Nicolas Ferre8ba10c72019-08-08 07:48:26 +0000[diff] [blame]41CONFIG_CMD_DHCP=y
42CONFIG_CMD_MII=y
43CONFIG_CMD_PING=y
44CONFIG_CMD_EXT4=y
45CONFIG_CMD_FAT=y
46CONFIG_OF_CONTROL=y
Eugen Hristev1d152122019-08-08 07:48:35 +0000[diff] [blame]47CONFIG_SPL_OF_CONTROL=y
48CONFIG_DEFAULT_DEVICE_TREE="at91-sama5d27_wlsom1_ek"
49CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-parent dmas dma-names"
Nicolas Ferre8ba10c72019-08-08 07:48:26 +0000[diff] [blame]50CONFIG_ENV_IS_IN_FAT=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]51CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Nicolas Ferre8ba10c72019-08-08 07:48:26 +0000[diff] [blame]52CONFIG_DM=y
Eugen Hristev1d152122019-08-08 07:48:35 +0000[diff] [blame]53CONFIG_SPL_DM=y
54CONFIG_SPL_DM_SEQ_ALIAS=y
Nicolas Ferre8ba10c72019-08-08 07:48:26 +0000[diff] [blame]55CONFIG_CLK=y
Eugen Hristev1d152122019-08-08 07:48:35 +0000[diff] [blame]56CONFIG_SPL_CLK=y
Nicolas Ferre8ba10c72019-08-08 07:48:26 +0000[diff] [blame]57CONFIG_CLK_AT91=y
58CONFIG_AT91_UTMI=y
59CONFIG_AT91_H32MX=y
60CONFIG_AT91_GENERIC_CLK=y
Nicolas Ferre8ba10c72019-08-08 07:48:26 +0000[diff] [blame]61CONFIG_ATMEL_PIO4=y
62CONFIG_DM_I2C=y
63CONFIG_SYS_I2C_AT91=y
64CONFIG_I2C_EEPROM=y
65CONFIG_DM_MMC=y
66CONFIG_MMC_SDHCI=y
67CONFIG_MMC_SDHCI_ATMEL=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]68CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]69CONFIG_DM_SPI_FLASH=y
Tudor Ambarus0b0c6142019-11-13 15:42:58 +0000[diff] [blame]70CONFIG_SF_DEFAULT_BUS=2
71CONFIG_SF_DEFAULT_SPEED=50000000
72CONFIG_SPI_FLASH_SFDP_SUPPORT=y
Nicolas Ferre8ba10c72019-08-08 07:48:26 +0000[diff] [blame]73CONFIG_SPI_FLASH_ATMEL=y
74CONFIG_SPI_FLASH_MACRONIX=y
Tudor Ambarus0b0c6142019-11-13 15:42:58 +0000[diff] [blame]75CONFIG_SPI_FLASH_SPANSION=y
Nicolas Ferre8ba10c72019-08-08 07:48:26 +0000[diff] [blame]76CONFIG_SPI_FLASH_STMICRO=y
77CONFIG_SPI_FLASH_SST=y
78CONFIG_PHY_MICREL=y
79CONFIG_DM_ETH=y
80CONFIG_MACB=y
81CONFIG_PINCTRL=y
Eugen Hristev1d152122019-08-08 07:48:35 +0000[diff] [blame]82CONFIG_SPL_PINCTRL=y
Nicolas Ferre8ba10c72019-08-08 07:48:26 +0000[diff] [blame]83CONFIG_PINCTRL_AT91PIO4=y
84CONFIG_DM_SERIAL=y
85CONFIG_DEBUG_UART_ATMEL=y
86CONFIG_DEBUG_UART_ANNOUNCE=y
87CONFIG_ATMEL_USART=y
88CONFIG_SPI=y
89CONFIG_DM_SPI=y
Tudor Ambarus0b0c6142019-11-13 15:42:58 +0000[diff] [blame]90CONFIG_ATMEL_QSPI=y
Nicolas Ferre8ba10c72019-08-08 07:48:26 +0000[diff] [blame]91CONFIG_TIMER=y
Eugen Hristev1d152122019-08-08 07:48:35 +0000[diff] [blame]92CONFIG_SPL_TIMER=y
Nicolas Ferre8ba10c72019-08-08 07:48:26 +0000[diff] [blame]93CONFIG_ATMEL_PIT_TIMER=y
Eugen Hristevd3446a42019-08-26 11:45:06 +0000[diff] [blame]94CONFIG_USB=y
95CONFIG_DM_USB=y
96CONFIG_USB_EHCI_HCD=y
97CONFIG_USB_STORAGE=y
98CONFIG_USB_GADGET=y
99CONFIG_USB_GADGET_ATMEL_USBA=y
100CONFIG_DM_VIDEO=y
Anatolij Gustschindba36702020-02-04 22:43:06 +0100[diff] [blame]101# CONFIG_VIDEO_BPP8 is not set
102# CONFIG_VIDEO_BPP32 is not set
Eugen Hristevd3446a42019-08-26 11:45:06 +0000[diff] [blame]103CONFIG_ATMEL_HLCD=y
Nicolas Ferre8ba10c72019-08-08 07:48:26 +0000[diff] [blame]104CONFIG_W1=y
105CONFIG_W1_GPIO=y
106CONFIG_W1_EEPROM=y
107CONFIG_W1_EEPROM_DS24XXX=y
108CONFIG_OF_LIBFDT_OVERLAY=y
Eugen Hristev1d152122019-08-08 07:48:35 +0000[diff] [blame]109# CONFIG_EFI_LOADER_HII is not set