Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 40fbdd85a0dfde1a7385bf2332406c60e9b5c484 / . / configs / imx28_xea_defconfig
blob: b879de5042dea3fbf1750d5d99e57e69a7822d02 [file] [log] [blame]
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]1CONFIG_ARM=y
2CONFIG_SPL_SYS_THUMB_BUILD=y
3CONFIG_ARCH_MX28=y
4CONFIG_SYS_TEXT_BASE=0x40002000
5CONFIG_SPL_GPIO_SUPPORT=y
6CONFIG_SPL_LIBCOMMON_SUPPORT=y
7CONFIG_SPL_LIBGENERIC_SUPPORT=y
8CONFIG_SYS_MALLOC_F_LEN=0x800
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]9CONFIG_SYS_SPI_U_BOOT_OFFS=0x10000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]10CONFIG_DM_GPIO=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]11CONFIG_SPL_DM_SPI=y
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]12CONFIG_SPL_TEXT_BASE=0x1000
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]13CONFIG_TARGET_XEA=y
14CONFIG_SPL_MMC_SUPPORT=y
15CONFIG_SPL_SERIAL_SUPPORT=y
16CONFIG_SPL_SYS_MALLOC_F_LEN=0x1000
17CONFIG_NR_DRAM_BANKS=1
18CONFIG_SPL=y
Tom Rinid49f5822020-02-28 13:28:38 -0500[diff] [blame]19CONFIG_ENV_OFFSET_REDUND=0x90000
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]20CONFIG_SPL_SPI_FLASH_SUPPORT=y
21CONFIG_SPL_SPI_SUPPORT=y
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]22CONFIG_SPL_PAYLOAD="u-boot.img"
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]23CONFIG_FIT=y
Lukasz Majewski97b80da2020-01-25 09:01:38 +0100[diff] [blame]24CONFIG_OF_BOARD_SETUP=y
Tom Rini97faf612020-06-16 19:06:12 -0400[diff] [blame]25CONFIG_USE_BOOTARGS=y
26CONFIG_BOOTARGS="console=ttyAMA0,115200n8"
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]27CONFIG_BOARD_EARLY_INIT_F=y
28CONFIG_SPL_BOARD_INIT=y
29# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
30CONFIG_SPL_SYS_MALLOC_SIMPLE=y
31CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
32CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0
33CONFIG_SUPPORT_EMMC_BOOT_OVERRIDE_PART_CONFIG=y
Vignesh Raghavendra3d2ba9c2019-11-15 17:00:41 +0530[diff] [blame]34CONFIG_SPL_DMA=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]35CONFIG_SPL_MMC_TINY=y
Lukasz Majewski76f442982020-06-04 23:11:53 +0800[diff] [blame]36CONFIG_SPL_DM_SPI_FLASH=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]37CONFIG_SPL_OS_BOOT=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]38CONFIG_SPL_SPI_LOAD=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]39CONFIG_HUSH_PARSER=y
40CONFIG_CMD_SPL=y
41CONFIG_CMD_ASKENV=y
42CONFIG_CMD_GREPENV=y
43CONFIG_CMD_DM=y
44CONFIG_CMD_GPIO=y
45CONFIG_CMD_MMC=y
46CONFIG_CMD_MTD=y
47# CONFIG_CMD_PINMUX is not set
48CONFIG_CMD_SPI=y
49CONFIG_CMD_DHCP=y
50CONFIG_CMD_MII=y
51CONFIG_CMD_PING=y
52CONFIG_CMD_CACHE=y
53CONFIG_CMD_REGULATOR=y
54CONFIG_CMD_EXT4=y
55CONFIG_CMD_FS_GENERIC=y
56CONFIG_CMD_MTDPARTS=y
57CONFIG_MTDIDS_DEFAULT="nor0=spi3.0"
58CONFIG_MTDPARTS_DEFAULT="spi3.0:64k(SPL),448k(uboot),128k(envs),384k(unused1),4096k(kernel),8192k(swupdate),-(unused2)"
59CONFIG_DOS_PARTITION=y
60CONFIG_OF_CONTROL=y
61CONFIG_SPL_OF_CONTROL=y
62CONFIG_DEFAULT_DEVICE_TREE="imx28-xea"
63CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent interrupts"
64CONFIG_SPL_OF_PLATDATA=y
65CONFIG_ENV_IS_IN_SPI_FLASH=y
66CONFIG_USE_ENV_SPI_BUS=y
67CONFIG_ENV_SPI_BUS=3
68CONFIG_USE_ENV_SPI_CS=y
69CONFIG_ENV_SPI_CS=0
70CONFIG_USE_ENV_SPI_MAX_HZ=y
71CONFIG_ENV_SPI_MAX_HZ=40000000
72CONFIG_USE_ENV_SPI_MODE=y
73CONFIG_ENV_SPI_MODE=0x0
Lukasz Majewski7cc34bc2020-01-25 09:01:36 +0100[diff] [blame]74CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]75CONFIG_NET_RANDOM_ETHADDR=y
76CONFIG_DM=y
77CONFIG_SPL_DM=y
78CONFIG_DEVRES=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]79CONFIG_MXS_GPIO=y
80CONFIG_DM_MMC=y
81CONFIG_SUPPORT_EMMC_BOOT=y
82CONFIG_MMC_MXS=y
83CONFIG_MTD=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]84CONFIG_DM_SPI_FLASH=y
85CONFIG_SF_DEFAULT_BUS=3
86CONFIG_SF_DEFAULT_MODE=0x0
87CONFIG_SF_DEFAULT_SPEED=40000000
88CONFIG_SPI_FLASH_SFDP_SUPPORT=y
89CONFIG_SPI_FLASH_ISSI=y
90CONFIG_SPI_FLASH_SPANSION=y
91CONFIG_SPI_FLASH_STMICRO=y
92# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
93CONFIG_PHYLIB=y
94CONFIG_PHY_ADDR_ENABLE=y
95CONFIG_PHY_ADDR=1
96CONFIG_PHY_FIXED=y
97CONFIG_DM_ETH=y
98CONFIG_FEC_MXC=y
99CONFIG_MII=y
100CONFIG_PINCTRL=y
101CONFIG_PINCTRL_MXS=y
102CONFIG_DM_REGULATOR=y
103CONFIG_DM_REGULATOR_FIXED=y
104CONFIG_DM_REGULATOR_GPIO=y
105CONFIG_CONS_INDEX=0
106CONFIG_SPI=y
107CONFIG_DM_SPI=y
108CONFIG_MXS_SPI=y
109CONFIG_FS_FAT=y
110# CONFIG_SPL_OF_LIBFDT is not set