Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 3f7d94991ece943fde590e06fde96c86d67c8ac9 / . / configs / evb-rk3588_defconfig
blob: a8c32c4fcf4a59df0f9d1e12161274b1155f2471 [file] [log] [blame]
Kever Yange25c0452023-03-02 15:12:57 +0800[diff] [blame]1CONFIG_ARM=y
2CONFIG_SKIP_LOWLEVEL_INIT=y
3CONFIG_COUNTER_FREQUENCY=24000000
4CONFIG_ARCH_ROCKCHIP=y
Kever Yange25c0452023-03-02 15:12:57 +0800[diff] [blame]5CONFIG_DEFAULT_DEVICE_TREE="rk3588-evb1-v10"
Kever Yange25c0452023-03-02 15:12:57 +0800[diff] [blame]6CONFIG_ROCKCHIP_RK3588=y
Kever Yange25c0452023-03-02 15:12:57 +0800[diff] [blame]7CONFIG_SPL_SERIAL=y
Kever Yange25c0452023-03-02 15:12:57 +0800[diff] [blame]8CONFIG_TARGET_EVB_RK3588=y
Kever Yange25c0452023-03-02 15:12:57 +0800[diff] [blame]9CONFIG_DEBUG_UART_BASE=0xFEB50000
10CONFIG_DEBUG_UART_CLOCK=24000000
11CONFIG_SYS_LOAD_ADDR=0xc00800
12CONFIG_DEBUG_UART=y
13CONFIG_FIT=y
14CONFIG_FIT_VERBOSE=y
Jonas Karlman794128a2023-05-17 18:26:38 +0000[diff] [blame]15CONFIG_SPL_FIT_SIGNATURE=y
Kever Yange25c0452023-03-02 15:12:57 +0800[diff] [blame]16CONFIG_SPL_LOAD_FIT=y
Jonas Karlmanbb5fabe2023-06-26 19:43:06 +0000[diff] [blame]17CONFIG_LEGACY_IMAGE_FORMAT=y
Kever Yange25c0452023-03-02 15:12:57 +0800[diff] [blame]18CONFIG_DEFAULT_FDT_FILE="rockchip/rk3588-evb1-v10.dtb"
19# CONFIG_DISPLAY_CPUINFO is not set
20CONFIG_DISPLAY_BOARDINFO_LATE=y
Jonas Karlman794128a2023-05-17 18:26:38 +0000[diff] [blame]21CONFIG_SPL_MAX_SIZE=0x40000
Kever Yange25c0452023-03-02 15:12:57 +0800[diff] [blame]22CONFIG_SPL_PAD_TO=0x7f8000
Kever Yange25c0452023-03-02 15:12:57 +0800[diff] [blame]23# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Kever Yange25c0452023-03-02 15:12:57 +0800[diff] [blame]24CONFIG_SPL_ATF=y
Jonas Karlman794128a2023-05-17 18:26:38 +0000[diff] [blame]25CONFIG_CMD_GPIO=y
Kever Yange25c0452023-03-02 15:12:57 +0800[diff] [blame]26CONFIG_CMD_GPT=y
27CONFIG_CMD_MMC=y
Andy Yan26f4db92024-02-03 19:31:07 +0800[diff] [blame]28CONFIG_CMD_USB=y
Kever Yange25c0452023-03-02 15:12:57 +0800[diff] [blame]29# CONFIG_CMD_SETEXPR is not set
Jonas Karlman794128a2023-05-17 18:26:38 +0000[diff] [blame]30CONFIG_CMD_REGULATOR=y
Kever Yange25c0452023-03-02 15:12:57 +0800[diff] [blame]31# CONFIG_SPL_DOS_PARTITION is not set
32CONFIG_SPL_OF_CONTROL=y
33CONFIG_OF_LIVE=y
Jonas Karlmanea63d282024-04-22 06:28:52 +0000[diff] [blame]34CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
35CONFIG_SPL_DM_SEQ_ALIAS=y
Kever Yange25c0452023-03-02 15:12:57 +0800[diff] [blame]36CONFIG_SPL_REGMAP=y
37CONFIG_SPL_SYSCON=y
38CONFIG_SPL_CLK=y
39CONFIG_ROCKCHIP_GPIO=y
40CONFIG_SYS_I2C_ROCKCHIP=y
41CONFIG_MISC=y
42CONFIG_SUPPORT_EMMC_RPMB=y
43CONFIG_MMC_DW=y
44CONFIG_MMC_DW_ROCKCHIP=y
45CONFIG_MMC_SDHCI=y
46CONFIG_MMC_SDHCI_SDMA=y
47CONFIG_MMC_SDHCI_ROCKCHIP=y
Jonas Karlmana8e54de2023-10-01 19:17:22 +0000[diff] [blame]48CONFIG_PHY_REALTEK=y
49CONFIG_DWC_ETH_QOS=y
50CONFIG_DWC_ETH_QOS_ROCKCHIP=y
Andy Yan26f4db92024-02-03 19:31:07 +0800[diff] [blame]51CONFIG_PHY_ROCKCHIP_INNO_USB2=y
52CONFIG_PHY_ROCKCHIP_NANENG_COMBOPHY=y
53CONFIG_PHY_ROCKCHIP_USBDP=y
Jonas Karlmanea63d282024-04-22 06:28:52 +0000[diff] [blame]54CONFIG_SPL_PINCTRL=y
Kever Yange25c0452023-03-02 15:12:57 +0800[diff] [blame]55CONFIG_PWM_ROCKCHIP=y
56CONFIG_SPL_RAM=y
57CONFIG_BAUDRATE=1500000
58CONFIG_DEBUG_UART_SHIFT=2
Jonas Karlman794128a2023-05-17 18:26:38 +0000[diff] [blame]59CONFIG_SYS_NS16550_MEM32=y
Kever Yange25c0452023-03-02 15:12:57 +0800[diff] [blame]60CONFIG_SYSRESET=y
Andy Yan26f4db92024-02-03 19:31:07 +0800[diff] [blame]61CONFIG_USB=y
62CONFIG_USB_XHCI_HCD=y
63CONFIG_USB_EHCI_HCD=y
64CONFIG_USB_EHCI_GENERIC=y
65CONFIG_USB_OHCI_HCD=y
66CONFIG_USB_OHCI_GENERIC=y
67CONFIG_USB_DWC3=y
68CONFIG_USB_DWC3_GENERIC=y
Kever Yange25c0452023-03-02 15:12:57 +0800[diff] [blame]69CONFIG_ERRNO_STR=y