blob: a07761fdbb282ba69aa1e4ca063430516ef0f509 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Christophe Leroy35982952017-07-07 10:16:42 +02002/*
3 * Copyright (C) 2010-2017 CS Systemes d'Information
4 * Christophe Leroy <christophe.leroy@c-s.fr>
Christophe Leroy35982952017-07-07 10:16:42 +02005 */
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
9
10/* High Level Configuration Options */
Christophe Leroy35982952017-07-07 10:16:42 +020011
Christophe Leroy35982952017-07-07 10:16:42 +020012/* Miscellaneous configurable options */
Christophe Leroy35982952017-07-07 10:16:42 +020013
Christophe Leroy35982952017-07-07 10:16:42 +020014/* Definitions for initial stack pointer and data area (in DPRAM) */
Tom Rini6a5dccc2022-11-16 13:10:41 -050015#define CFG_SYS_INIT_RAM_ADDR (CONFIG_SYS_IMMR + 0x2800)
16#define CFG_SYS_INIT_RAM_SIZE (0x2e00 - 0x2800)
Christophe Leroye65975f2023-05-04 10:20:35 +020017#define CFG_SYS_INIT_SP (CONFIG_SYS_IMMR + 0x3c00)
Christophe Leroy35982952017-07-07 10:16:42 +020018
Tom Rinibb4dd962022-11-16 13:10:37 -050019/* RAM configuration (note that CFG_SYS_SDRAM_BASE must be zero) */
20#define CFG_SYS_SDRAM_BASE 0x00000000
Christophe Leroy35982952017-07-07 10:16:42 +020021
22/* FLASH organization */
Tom Rini6a5dccc2022-11-16 13:10:41 -050023#define CFG_SYS_FLASH_BASE CONFIG_TEXT_BASE
Christophe Leroy35982952017-07-07 10:16:42 +020024
25/*
26 * For booting Linux, the board info and command line data
Christophe Leroy74fab162023-02-06 19:33:53 +010027 * have to be in the first 32 MB of memory, since this is
Christophe Leroy35982952017-07-07 10:16:42 +020028 * the maximum mapped by the Linux kernel during initialization.
29 */
Christophe Leroy74fab162023-02-06 19:33:53 +010030#define CFG_SYS_BOOTMAPSZ (32 << 20)
Christophe Leroy35982952017-07-07 10:16:42 +020031
32/* Environment Configuration */
33
34/* environment is in FLASH */
Christophe Leroy35982952017-07-07 10:16:42 +020035
Christophe Leroy35982952017-07-07 10:16:42 +020036/* Ethernet configuration part */
Christophe Leroy35982952017-07-07 10:16:42 +020037
38/* NAND configuration part */
Tom Rinib4213492022-11-12 17:36:51 -050039#define CFG_SYS_NAND_BASE 0x0C000000
Christophe Leroy35982952017-07-07 10:16:42 +020040
Christophe Leroy35982952017-07-07 10:16:42 +020041#endif /* __CONFIG_H */