blob: 95e96ecde461af18fe4beeca82d7aea8cecb70a2 [file] [log] [blame]
Rajeshwari Birje194fa0a2013-12-26 09:44:26 +05301
Chander Kashyaped2e25a2012-02-05 23:01:47 +00002/*
Hatim RV793ed482012-12-11 00:52:48 +00003 * Copyright (C) 2012 Samsung Electronics
Chander Kashyaped2e25a2012-02-05 23:01:47 +00004 *
Hatim RV793ed482012-12-11 00:52:48 +00005 * Configuration settings for the SAMSUNG EXYNOS5250 board.
Chander Kashyaped2e25a2012-02-05 23:01:47 +00006 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02007 * SPDX-License-Identifier: GPL-2.0+
Chander Kashyaped2e25a2012-02-05 23:01:47 +00008 */
9
Rajeshwari Birje194fa0a2013-12-26 09:44:26 +053010#ifndef __CONFIG_5250_H
11#define __CONFIG_5250_H
Chander Kashyaped2e25a2012-02-05 23:01:47 +000012
Simon Glassbe165002014-10-07 22:01:44 -060013#include <configs/exynos5-common.h>
Chander Kashyapd4409932013-07-25 18:28:52 +053014#define CONFIG_EXYNOS5250
Chander Kashyaped2e25a2012-02-05 23:01:47 +000015
Chander Kashyaped2e25a2012-02-05 23:01:47 +000016#define CONFIG_SYS_SDRAM_BASE 0x40000000
17#define CONFIG_SYS_TEXT_BASE 0x43E00000
18
Chander Kashyaped2e25a2012-02-05 23:01:47 +000019/* MACH_TYPE_SMDK5250 macro will be removed once added to mach-types */
20#define MACH_TYPE_SMDK5250 3774
21#define CONFIG_MACH_TYPE MACH_TYPE_SMDK5250
22
Akshay Saraswate2728422014-06-18 17:54:00 +053023#define CONFIG_SPL_MAX_FOOTPRINT (14 * 1024)
24
Rajeshwari Shindee44ebd02012-07-03 20:02:53 +000025#define CONFIG_SPL_TEXT_BASE 0x02023400
Rajeshwari Shindee44ebd02012-07-03 20:02:53 +000026
Chander Kashyaped2e25a2012-02-05 23:01:47 +000027#define CONFIG_IRAM_STACK 0x02050000
28
Rajeshwari Shindebed24422013-07-04 12:29:17 +053029#define CONFIG_SYS_INIT_SP_ADDR CONFIG_IRAM_STACK
Chander Kashyaped2e25a2012-02-05 23:01:47 +000030
Rajeshwari Birje194fa0a2013-12-26 09:44:26 +053031/* I2C */
32#define CONFIG_MAX_I2C_NUM 8
Simon Glass9f68f8e2012-12-05 14:46:45 +000033
Ajay Kumarca67ee22013-01-08 20:42:26 +000034/* Display */
35#define CONFIG_LCD
Ajay Kumar11575ae2013-01-10 21:06:10 +000036#ifdef CONFIG_LCD
Ajay Kumarca67ee22013-01-08 20:42:26 +000037#define CONFIG_EXYNOS_FB
38#define CONFIG_EXYNOS_DP
Ajay Kumarca67ee22013-01-08 20:42:26 +000039#define LCD_BPP LCD_COLOR16
Ajay Kumar11575ae2013-01-10 21:06:10 +000040#endif
Michael Prattf2607922014-06-18 17:54:02 +053041
42/* DRAM Memory Banks */
43#define CONFIG_NR_DRAM_BANKS 8
44#define SDRAM_BANK_SIZE (256UL << 20UL) /* 256 MB */
45
Rajeshwari Birje194fa0a2013-12-26 09:44:26 +053046#endif /* __CONFIG_5250_H */