Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 3eea5778c53d6d148ab581e3d9665e2ed1cbc24e / . / configs / P1010RDB-PA_36BIT_NOR_defconfig
blob: e6edd395e783d7826e8150450e38f3c4db69651f [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0xEFF40000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]3CONFIG_ENV_SIZE=0x2000
4CONFIG_ENV_SECT_SIZE=0x20000
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]5CONFIG_MPC85xx=y
York Sun7f945ca2016-11-16 13:30:06 -0800[diff] [blame]6CONFIG_TARGET_P1010RDB_PA=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame^]7CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
Masahiro Yamada653e9fe2016-07-25 19:56:03 +0900[diff] [blame]8CONFIG_PHYS_64BIT=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]9CONFIG_FIT=y
10CONFIG_FIT_VERBOSE=y
11CONFIG_OF_BOARD_SETUP=y
12CONFIG_OF_STDOUT_VIA_ALIAS=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]13CONFIG_BOOTDELAY=10
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]14CONFIG_SYS_CONSOLE_IS_IN_ENV=y
Simon Glass7a99a872017-01-23 13:31:20 -0700[diff] [blame]15CONFIG_BOARD_EARLY_INIT_F=y
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]16CONFIG_BOARD_EARLY_INIT_R=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]17CONFIG_HUSH_PARSER=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]18CONFIG_CMD_IMLS=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]19CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]20CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]21CONFIG_CMD_SF=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]22CONFIG_CMD_USB=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]23CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]24CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]25CONFIG_CMD_EXT2=y
26CONFIG_CMD_FAT=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]27CONFIG_MTDIDS_DEFAULT="nand0=ff800000.flash"
28CONFIG_MTDPARTS_DEFAULT="mtdparts=ff800000.flash:2m(uboot-env),1m(dtb),5m(kernel),56m(fs),-(usr)"
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame^]29CONFIG_OF_CONTROL=y
30CONFIG_DEFAULT_DEVICE_TREE="p1010rdb-pa_36b"
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]31CONFIG_ENV_IS_IN_FLASH=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]32CONFIG_ENV_ADDR=0xEFF20000
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame^]33CONFIG_DM=y
Tom Rinia5c4d402017-03-01 16:51:58 -0500[diff] [blame]34CONFIG_FSL_CAAM=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame^]35CONFIG_DM_I2C=y
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]36CONFIG_FSL_ESDHC=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]37CONFIG_MTD=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]38CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]39CONFIG_FLASH_CFI_DRIVER=y
40CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
41CONFIG_SYS_FLASH_CFI=y
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]42CONFIG_SPI_FLASH=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]43CONFIG_SF_DEFAULT_MODE=0
44CONFIG_SF_DEFAULT_SPEED=10000000
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]45CONFIG_SPI_FLASH_SPANSION=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]46CONFIG_PHY_ATHEROS=y
47CONFIG_PHY_BROADCOM=y
48CONFIG_PHY_DAVICOM=y
49CONFIG_PHY_LXT=y
Mario Sixf504d1a2018-04-27 14:52:21 +0200[diff] [blame]50CONFIG_PHY_MARVELL=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]51CONFIG_PHY_NATSEMI=y
52CONFIG_PHY_REALTEK=y
53CONFIG_PHY_SMSC=y
54CONFIG_PHY_VITESSE=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]55CONFIG_PHY_GIGE=y
Simon Glass9008a5b2015-08-19 09:33:43 -0600[diff] [blame]56CONFIG_E1000=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame^]57CONFIG_MII=y
58CONFIG_TSEC_ENET=y
Hou Zhiqiangaa27f172020-05-01 19:06:29 +0800[diff] [blame]59CONFIG_DM_PCI=y
60CONFIG_DM_PCI_COMPAT=y
61CONFIG_PCIE_FSL=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame^]62CONFIG_DM_RTC=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]63CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]64CONFIG_SPI=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]65CONFIG_FSL_ESPI=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]66CONFIG_USB=y
67CONFIG_USB_STORAGE=y