blob: afa4ca5b5af3ef59a42fd5520b8ce75aa3c4dcce [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Eric Nelsone5b3a502013-03-11 08:44:53 +00002/*
3 * Copyright (C) 2010-2011 Freescale Semiconductor, Inc.
4 *
5 * Configuration settings for the Boundary Devices Nitrogen6X
6 * and Freescale i.MX6Q Sabre Lite boards.
Eric Nelsone5b3a502013-03-11 08:44:53 +00007 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
Eric Nelson062772c2013-11-26 17:40:30 -070012#include "mx6_common.h"
Eric Nelsone5b3a502013-03-11 08:44:53 +000013
Troy Kisky760327c2013-09-25 18:41:18 -070014#define CONFIG_USBD_HS
Eric Nelsone5b3a502013-03-11 08:44:53 +000015
Eric Nelsone5b3a502013-03-11 08:44:53 +000016#define CONFIG_MXC_UART_BASE UART2_BASE
17
Eric Nelsone5b3a502013-03-11 08:44:53 +000018/* MMC Configs */
Eric Nelsone5b3a502013-03-11 08:44:53 +000019#define CONFIG_SYS_FSL_ESDHC_ADDR 0
20#define CONFIG_SYS_FSL_USDHC_NUM 2
21
Eric Nelsone5b3a502013-03-11 08:44:53 +000022/*
23 * SATA Configs
24 */
25#ifdef CONFIG_CMD_SATA
Eric Nelsone5b3a502013-03-11 08:44:53 +000026#define CONFIG_DWC_AHSATA_PORT_ID 0
27#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
28#define CONFIG_LBA48
Eric Nelsone5b3a502013-03-11 08:44:53 +000029#endif
30
Eric Nelsone5b3a502013-03-11 08:44:53 +000031#define IMX_FEC_BASE ENET_BASE_ADDR
Eric Nelsone5b3a502013-03-11 08:44:53 +000032#define CONFIG_FEC_MXC_PHYADDR 6
Eric Nelsone5b3a502013-03-11 08:44:53 +000033
34/* USB Configs */
Troy Kiskyed72a9e2013-10-10 15:27:59 -070035#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
36#define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */
Eric Nelsone5b3a502013-03-11 08:44:53 +000037#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
38#define CONFIG_MXC_USB_FLAGS 0
39
Eric Nelsone5b3a502013-03-11 08:44:53 +000040/* Framebuffer and LCD */
Eric Nelson89f2be52015-04-16 11:31:33 -070041#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (6 * 1024 * 1024)
Pardeep Kumar Singlac1fa1302013-07-25 12:12:13 -050042#define CONFIG_IMX_HDMI
Eric Benard7f63c142014-04-04 19:05:53 +020043#define CONFIG_IMX_VIDEO_SKIP
Eric Nelsone5b3a502013-03-11 08:44:53 +000044
Guillaume GARDET2ab78982018-04-18 17:04:58 +020045#ifdef CONFIG_CMD_MMC
46#define DISTRO_BOOT_DEV_MMC(func) func(MMC, mmc, 0) func(MMC, mmc, 1)
Eric Nelsone5b3a502013-03-11 08:44:53 +000047#else
Guillaume GARDET2ab78982018-04-18 17:04:58 +020048#define DISTRO_BOOT_DEV_MMC(func)
Eric Nelsone5b3a502013-03-11 08:44:53 +000049#endif
50
Guillaume GARDET2ab78982018-04-18 17:04:58 +020051#ifdef CONFIG_CMD_SATA
52#define DISTRO_BOOT_DEV_SATA(func) func(SATA, sata, 0)
Eric Nelsone5b3a502013-03-11 08:44:53 +000053#else
Guillaume GARDET2ab78982018-04-18 17:04:58 +020054#define DISTRO_BOOT_DEV_SATA(func)
Eric Nelsone5b3a502013-03-11 08:44:53 +000055#endif
56
Diego Rondini4e7394d2014-10-02 12:16:41 -070057#ifdef CONFIG_USB_STORAGE
Guillaume GARDET2ab78982018-04-18 17:04:58 +020058#define DISTRO_BOOT_DEV_USB(func) func(USB, usb, 0)
Diego Rondini4e7394d2014-10-02 12:16:41 -070059#else
Guillaume GARDET2ab78982018-04-18 17:04:58 +020060#define DISTRO_BOOT_DEV_USB(func)
Diego Rondini4e7394d2014-10-02 12:16:41 -070061#endif
62
Guillaume GARDET2ab78982018-04-18 17:04:58 +020063#ifdef CONFIG_CMD_PXE
64#define DISTRO_BOOT_DEV_PXE(func) func(PXE, pxe, na)
65#else
66#define DISTRO_BOOT_DEV_PXE(func)
67#endif
68
69#ifdef CONFIG_CMD_DHCP
70#define DISTRO_BOOT_DEV_DHCP(func) func(DHCP, dhcp, na)
71#else
72#define DISTRO_BOOT_DEV_DHCP(func)
73#endif
74
Guillaume GARDET2ab78982018-04-18 17:04:58 +020075#define BOOT_TARGET_DEVICES(func) \
76 DISTRO_BOOT_DEV_MMC(func) \
77 DISTRO_BOOT_DEV_SATA(func) \
78 DISTRO_BOOT_DEV_USB(func) \
79 DISTRO_BOOT_DEV_PXE(func) \
80 DISTRO_BOOT_DEV_DHCP(func)
81
82#include <config_distro_bootcmd.h>
Simon Glassfb64e362020-05-10 11:40:09 -060083#include <linux/stringify.h>
Guillaume GARDET2ab78982018-04-18 17:04:58 +020084
Eric Nelsone5b3a502013-03-11 08:44:53 +000085#define CONFIG_EXTRA_ENV_SETTINGS \
Fabio Estevam1fd60922013-07-26 11:37:17 -030086 "console=ttymxc1\0" \
87 "fdt_high=0xffffffff\0" \
88 "initrd_high=0xffffffff\0" \
Guillaume GARDET2ab78982018-04-18 17:04:58 +020089 "fdt_addr_r=0x18000000\0" \
Tom Rini431e9ca2021-08-24 20:41:03 -040090 "fdtfile=" __stringify(CONFIG_DEFAULT_DEVICE_TREE) ".dtb\0" \
Tom Rini9004ee02021-08-23 10:25:30 -040091 "kernel_addr_r=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
92 "pxefile_addr_r=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
93 "scriptaddr=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
Guillaume GARDET2ab78982018-04-18 17:04:58 +020094 "ramdisk_addr_r=0x13000000\0" \
95 "ramdiskaddr=0x13000000\0" \
Fabio Estevam1fd60922013-07-26 11:37:17 -030096 "ip_dyn=yes\0" \
Gary Bissond3919c02017-01-12 12:18:44 +010097 "usb_pgood_delay=2000\0" \
Guillaume GARDET2ab78982018-04-18 17:04:58 +020098 BOOTENV
Fabio Estevam1fd60922013-07-26 11:37:17 -030099
Eric Nelsone5b3a502013-03-11 08:44:53 +0000100/* Miscellaneous configurable options */
Eric Nelsone5b3a502013-03-11 08:44:53 +0000101
Eric Nelsone5b3a502013-03-11 08:44:53 +0000102/* Physical Memory Map */
Eric Nelsone5b3a502013-03-11 08:44:53 +0000103#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
104
105#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
106#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
107#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
108
109#define CONFIG_SYS_INIT_SP_OFFSET \
110 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
111#define CONFIG_SYS_INIT_SP_ADDR \
112 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
113
Peter Robinson4b671502015-05-22 17:30:45 +0100114/* Environment organization */
Eric Nelsone5b3a502013-03-11 08:44:53 +0000115
Marek Vasut52303852013-12-14 05:55:29 +0100116/*
117 * PCI express
118 */
Marek Vasut52303852013-12-14 05:55:29 +0100119#ifdef CONFIG_CMD_PCI
Marek Vasut52303852013-12-14 05:55:29 +0100120#define CONFIG_PCI_SCAN_SHOW
121#define CONFIG_PCIE_IMX
122#endif
123
Eric Nelsone5b3a502013-03-11 08:44:53 +0000124#endif /* __CONFIG_H */