blob: 94af0b29481b0225b1f1a310dde5ee8ac4584568 [file] [log] [blame]
wdenke97d3d92004-02-23 22:22:28 +00001/*
2 * (C) Copyright 2004
3 * Texas Instruments.
4 * Kshitij Gupta <kshitij@ti.com>
5 * Configuration settings for the TI OMAP 1610 H2 board.
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
29/*
30 * If we are developing, we might want to start armboot from ram
31 * so we MUST NOT initialize critical regs like mem-timing ...
32 */
33#define CONFIG_INIT_CRITICAL /* undef for developing */
34
35/*
36 * High Level Configuration Options
37 * (easy to change)
38 */
39#define CONFIG_ARM926EJS 1 /* This is an arm926ejs CPU core */
40#define CONFIG_OMAP 1 /* in a TI OMAP core */
41#define CONFIG_OMAP1610 1 /* which is in a 1610 */
42#define CONFIG_H2_OMAP1610 1 /* on an H2 Board */
43
44/* input clock of PLL */
45/* the OMAP1610 H2 has 12MHz input clock */
46#define CONFIG_SYS_CLK_FREQ 12000000
47
48#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
49
50#define CONFIG_MISC_INIT_R
51
52#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
53#define CONFIG_SETUP_MEMORY_TAGS 1
54
55/*
56 * Size of malloc() pool
57 */
58#define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
59#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
60
61/*
62 * Hardware drivers
63 */
64#define CONFIG_DRIVER_LAN91C96
65#define CONFIG_LAN91C96_BASE 0x04000300
66#define CONFIG_LAN91C96_EXT_PHY
67
68/*
69 * NS16550 Configuration
70 */
71#define CFG_NS16550
72#define CFG_NS16550_SERIAL
73#define CFG_NS16550_REG_SIZE (-4)
74#define CFG_NS16550_CLK (48000000) /* can be 12M/32Khz or 48Mhz */
75#define CFG_NS16550_COM1 0xfffb0000 /* uart1, bluetooth uart */
wdenke537b3b2004-02-23 23:54:43 +000076
wdenke97d3d92004-02-23 22:22:28 +000077/*
78 * select serial console configuration
79 */
80#define CONFIG_SERIAL1 1 /* we use SERIAL 1 on OMAP1610 H2 */
81
82/* allow to overwrite serial and ethaddr */
83#define CONFIG_ENV_OVERWRITE
84#define CONFIG_CONS_INDEX 1
85#define CONFIG_BAUDRATE 115200
86#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
87
88#define CONFIG_COMMANDS (CONFIG_CMD_DFL | CFG_CMD_DHCP)
89#define CONFIG_BOOTP_MASK CONFIG_BOOTP_DEFAULT
90
91/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
92#include <cmd_confdefs.h>
93#include <configs/omap1510.h>
94
95#define CONFIG_BOOTDELAY 3
96#define CONFIG_BOOTARGS "mem=32M console=ttyS0,115200n8 noinitrd \
wdenked2ac4b2004-03-14 18:23:55 +000097 root=/dev/nfs ip=dhcp"
98#define CONFIG_BOOTCOMMAND "bootp;tftp;bootm"
99#define CFG_AUTOLOAD "n" /* No autoload */
wdenke97d3d92004-02-23 22:22:28 +0000100
101#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
102#define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port */
103#define CONFIG_KGDB_SER_INDEX 1 /* which serial port to use */
104#endif
105
106/*
107 * Miscellaneous configurable options
108 */
109#define CFG_LONGHELP /* undef to save memory */
110#define CFG_PROMPT "OMAP1610 H2 # " /* Monitor Command Prompt */
111#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
112/* Print Buffer Size */
113#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16)
114#define CFG_MAXARGS 16 /* max number of command args */
115#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
116
117#define CFG_MEMTEST_START 0x10000000 /* memtest works on */
118#define CFG_MEMTEST_END 0x12000000 /* 32 MB in DRAM */
119
120#undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
121
122#define CFG_LOAD_ADDR 0x10000000 /* default load address */
123
124/* The 1610 has 6 timers, they can be driven by the RefClk (12Mhz) or by
125 * DPLL1. This time is further subdivided by a local divisor.
126 */
127#define CFG_TIMERBASE 0xFFFEC500 /* use timer 1 */
128#define CFG_PVT 7 /* 2^(pvt+1), divide by 256 */
129#define CFG_HZ ((CONFIG_SYS_CLK_FREQ)/(2 << CFG_PVT))
130
131/*-----------------------------------------------------------------------
132 * Stack sizes
133 *
134 * The stack sizes are set up in start.S using the settings below
135 */
136#define CONFIG_STACKSIZE (128*1024) /* regular stack */
137#ifdef CONFIG_USE_IRQ
138#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
139#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
140#endif
141
142/*-----------------------------------------------------------------------
143 * Physical Memory Map
144 */
wdenk920e91b2004-06-09 15:25:53 +0000145#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
146#define PHYS_SDRAM_1 0x10000000 /* SDRAM Bank #1 */
wdenke97d3d92004-02-23 22:22:28 +0000147#define PHYS_SDRAM_1_SIZE 0x02000000 /* 32 MB */
148
wdenk920e91b2004-06-09 15:25:53 +0000149#define PHYS_FLASH_1_BM1 0x00000000 /* Flash Bank #1 if booting from flash */
150#define PHYS_FLASH_1_BM0 0x0C000000 /* Flash Bank #1 if booting from RAM */
151
152#ifdef CONFIG_CS_AUTOBOOT /* Determine CS assignment in runtime */
wdenk51108172004-06-09 15:37:23 +0000153
wdenk920e91b2004-06-09 15:25:53 +0000154#ifndef __ASSEMBLY__
155extern unsigned long omap_flash_base; /* set in flash__init */
wdenke97d3d92004-02-23 22:22:28 +0000156#endif
wdenk920e91b2004-06-09 15:25:53 +0000157#define CFG_FLASH_BASE omap_flash_base
wdenke97d3d92004-02-23 22:22:28 +0000158
wdenk920e91b2004-06-09 15:25:53 +0000159#elif defined(CONFIG_CS0_BOOT)
160
161#define CFG_FLASH_BASE PHYS_FLASH_1_BM0
162
163#else
164
165#define CFG_FLASH_BASE PHYS_FLASH_1_BM1
166
167#endif
wdenke97d3d92004-02-23 22:22:28 +0000168
169/*-----------------------------------------------------------------------
170 * FLASH and environment organization
171 */
172#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
173#define PHYS_FLASH_SIZE 0x02000000 /* 32MB */
174#define CFG_MAX_FLASH_SECT (259) /* max number of sectors on one chip */
175/* addr of environment */
176#define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x020000)
177
178/* timeout values are in ticks */
179#define CFG_FLASH_ERASE_TOUT (20*CFG_HZ) /* Timeout for Flash Erase */
180#define CFG_FLASH_WRITE_TOUT (20*CFG_HZ) /* Timeout for Flash Write */
181
182#define CFG_ENV_IS_IN_FLASH 1
183#define CFG_ENV_SIZE 0x20000 /* Total Size of Environment Sector */
184#define CFG_ENV_OFFSET 0x20000 /* environment starts here */
185
186#endif /* __CONFIG_H */