Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 3d2b97c4141e84832b07cd5a502749d1f2c059ad / . / configs / ls2080ardb_SECURE_BOOT_defconfig
blob: bcd83018112c4e969a8dae21545b994dae391d73 [file] [log] [blame]
Saksham Jainc0c38d22016-03-23 16:24:35 +0530[diff] [blame]1CONFIG_ARM=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]2CONFIG_COUNTER_FREQUENCY=25000000
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]3CONFIG_GIC_V3_ITS=y
Saksham Jainc0c38d22016-03-23 16:24:35 +0530[diff] [blame]4CONFIG_TARGET_LS2080ARDB=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]5CONFIG_TEXT_BASE=0x30100000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]6CONFIG_SYS_MALLOC_LEN=0x202000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]7CONFIG_NR_DRAM_BANKS=3
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]8CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
9CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x1800fff0
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]10CONFIG_ENV_SIZE=0x2000
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]11CONFIG_DEFAULT_DEVICE_TREE="fsl-ls2080a-rdb"
Tom Rini6bef4ef2022-07-07 14:12:07 -0400[diff] [blame]12CONFIG_FSL_LS_PPA=y
Tom Rini3d2b97c2023-05-29 10:43:26 -0400[diff] [blame^]13CONFIG_SYS_MONITOR_LEN=1048576
Tom Rinia77d6f82023-05-01 11:50:26 -0400[diff] [blame]14CONFIG_PCI=y
Tom Rini6bef4ef2022-07-07 14:12:07 -0400[diff] [blame]15CONFIG_AHCI=y
16CONFIG_NXP_ESBC=y
Tom Rini2c082ab2021-07-26 21:10:37 -0400[diff] [blame]17CONFIG_FSL_USE_PCA9547_MUX=y
Tom Rini89cdcab2021-12-12 22:12:31 -0500[diff] [blame]18CONFIG_VID=y
19CONFIG_VID_FLS_ENV="ls2080ardb_vdd_mv"
20CONFIG_VOL_MONITOR_IR36021_READ=y
21CONFIG_VOL_MONITOR_IR36021_SET=y
Tom Rinie24547a2022-03-30 18:07:32 -0400[diff] [blame]22CONFIG_FSL_QIXIS=y
23# CONFIG_QIXIS_I2C_ACCESS is not set
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]24# CONFIG_SYS_MALLOC_F is not set
Alper Nebi Yasak2beb0f42022-01-29 18:25:30 +0300[diff] [blame]25CONFIG_REMAKE_ELF=y
Tom Rini5ca768d2022-01-24 21:08:41 +0000[diff] [blame]26CONFIG_MP=y
Saksham Jainc0c38d22016-03-23 16:24:35 +0530[diff] [blame]27CONFIG_FIT_VERBOSE=y
28CONFIG_OF_BOARD_SETUP=y
29CONFIG_OF_STDOUT_VIA_ALIAS=y
Tom Rini8c70baa2021-12-14 13:36:40 -0500[diff] [blame]30CONFIG_DYNAMIC_SYS_CLK_FREQ=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]31CONFIG_BOOTDELAY=10
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]32CONFIG_USE_BOOTARGS=y
33CONFIG_BOOTARGS="console=ttyS1,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0600 ramdisk_size=0x2000000 default_hugepagesz=2m hugepagesz=2m hugepages=256"
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]34CONFIG_BOOTCOMMAND="env exists mcinitcmd && env exists secureboot && esbc_validate 0x5806C0000; env exists mcinitcmd && fsl_mc lazyapply dpl 0x580d00000;run distro_bootcmd;run nor_bootcmd; env exists secureboot && esbc_halt;"
Adam Ford10541762018-07-29 13:13:29 -0500[diff] [blame]35CONFIG_MISC_INIT_R=y
Tom Rini356c6742022-03-18 08:38:20 -0400[diff] [blame]36CONFIG_RESET_PHY_R=y
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]37CONFIG_SYS_MAXARGS=64
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]38CONFIG_SYS_PBSIZE=532
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]39CONFIG_CMD_IMLS=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]40CONFIG_CMD_GREPENV=y
Simon Glass4590d4e2017-05-17 03:25:10 -0600[diff] [blame]41CONFIG_CMD_EEPROM=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]42CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=3
43CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]44CONFIG_CMD_GPT=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]45CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]46CONFIG_CMD_MMC=y
Tom Rini00448d22017-07-28 21:31:42 -0400[diff] [blame]47CONFIG_CMD_NAND=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]48CONFIG_CMD_PCI=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]49CONFIG_CMD_USB=y
Saksham Jainc0c38d22016-03-23 16:24:35 +0530[diff] [blame]50# CONFIG_CMD_SETEXPR is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]51CONFIG_CMD_CACHE=y
Chris Packham3e257df2017-04-29 15:20:28 +1200[diff] [blame]52CONFIG_CMD_DATE=y
Saksham Jainc0c38d22016-03-23 16:24:35 +0530[diff] [blame]53CONFIG_OF_CONTROL=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]54CONFIG_ENV_OVERWRITE=y
Tom Rinife586752022-03-11 09:12:07 -0500[diff] [blame]55CONFIG_USE_ETHPRIME=y
56CONFIG_ETHPRIME="DPMAC1@xgmii"
Saksham Jainc0c38d22016-03-23 16:24:35 +0530[diff] [blame]57CONFIG_NET_RANDOM_ETHADDR=y
Simon Glass701ef062022-01-31 07:49:33 -0700[diff] [blame]58CONFIG_SATA=y
Peng Ma1c4bf2f2019-01-30 19:17:44 +0800[diff] [blame]59CONFIG_SATA_CEVA=y
Tom Rinif7246c22021-08-21 13:50:17 -0400[diff] [blame]60CONFIG_DDR_CLK_FREQ=133333333
Tom Rini3210bdc2022-03-30 18:07:31 -0400[diff] [blame]61CONFIG_DIMM_SLOTS_PER_CTLR=2
Tom Rinif839dd02022-07-31 21:08:22 -0400[diff] [blame]62CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS=2
Tom Rini468c2d52021-08-21 13:50:18 -0400[diff] [blame]63CONFIG_DDR_ECC=y
64CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
Tom Rinic934e5e2022-07-23 13:05:12 -0400[diff] [blame]65CONFIG_SYS_FSL_DDR_INTLV_256B=y
Tom Rini52b2e262021-08-18 23:12:24 -0400[diff] [blame]66CONFIG_SYS_I2C_LEGACY=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]67CONFIG_SYS_I2C_EEPROM_ADDR=0x57
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]68CONFIG_FSL_ESDHC=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]69CONFIG_MTD=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]70CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]71CONFIG_FLASH_CFI_DRIVER=y
72CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
Tom Rini302bd672022-07-23 13:04:55 -0400[diff] [blame]73CONFIG_SYS_FLASH_EMPTY_INFO=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]74CONFIG_SYS_FLASH_CFI=y
Tom Rini2e35d822022-07-23 13:05:05 -0400[diff] [blame]75CONFIG_SYS_FLASH_QUIET_TEST=y
Tom Rinid38112c2022-07-23 13:05:04 -0400[diff] [blame]76CONFIG_SYS_MAX_FLASH_SECT=1024
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]77CONFIG_MTD_RAW_NAND=y
Tom Rinia73788c2021-09-22 14:50:37 -0400[diff] [blame]78CONFIG_NAND_FSL_IFC=y
Tom Rinifdae0072021-09-22 14:50:34 -0400[diff] [blame]79CONFIG_SYS_NAND_ONFI_DETECTION=y
Tom Rini66c6feb2022-11-12 17:36:47 -0500[diff] [blame]80CONFIG_SYS_NAND_MAX_OOBFREE=2
81CONFIG_SYS_NAND_MAX_ECCPOS=256
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]82CONFIG_DM_SPI_FLASH=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]83CONFIG_SPI_FLASH_STMICRO=y
Alexandru Gagniucd83e98c2017-08-01 17:19:59 -0700[diff] [blame]84CONFIG_PHYLIB=y
Jeremy Gebbenabe3edf2018-09-18 15:49:35 -0600[diff] [blame]85CONFIG_PHY_AQUANTIA=y
Tom Rini84e35db2019-11-26 17:32:42 -0500[diff] [blame]86CONFIG_PHY_CORTINA=y
Kuldeep Singh016965f2021-08-10 11:20:07 +0530[diff] [blame]87CONFIG_CORTINA_FW_ADDR=0x580980000
Tom Rini33ae6a72022-07-23 13:05:10 -0400[diff] [blame]88CONFIG_FSL_MEMAC=y
89CONFIG_SYS_MEMAC_LITTLE_ENDIAN=y
Saksham Jainc0c38d22016-03-23 16:24:35 +0530[diff] [blame]90CONFIG_E1000=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]91CONFIG_MII=y
Mark Kettenisf8463d62022-01-22 20:38:11 +0100[diff] [blame]92CONFIG_NVME_PCI=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]93CONFIG_DM_PCI_COMPAT=y
Hou Zhiqiang02f1f062020-07-09 23:31:42 +0800[diff] [blame]94CONFIG_PCIE_LAYERSCAPE_RC=y
Tom Rinif27b7962022-11-19 18:45:31 -0500[diff] [blame]95CONFIG_RTC_DS3231=y
Peng Ma1c4bf2f2019-01-30 19:17:44 +0800[diff] [blame]96CONFIG_DM_SCSI=y
Tom Rinie69ba982018-03-06 19:02:27 -0500[diff] [blame]97CONFIG_CONS_INDEX=2
Tom Rinidc172ee2022-12-04 09:39:03 -0500[diff] [blame]98CONFIG_SYS_NS16550_SERIAL=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]99CONFIG_SPI=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]100CONFIG_DM_SPI=y
Saksham Jainc0c38d22016-03-23 16:24:35 +0530[diff] [blame]101CONFIG_FSL_DSPI=y
Masahiro Yamada58d00232016-06-04 07:35:03 +0900[diff] [blame]102CONFIG_USB=y
103CONFIG_USB_XHCI_HCD=y
Masahiro Yamadad3b72ca2016-06-04 07:35:04 +0900[diff] [blame]104CONFIG_USB_XHCI_DWC3=y
Saksham Jainc0c38d22016-03-23 16:24:35 +0530[diff] [blame]105CONFIG_RSA=y
Tom Rinia5c4d402017-03-01 16:51:58 -0500[diff] [blame]106CONFIG_RSA_SOFTWARE_EXP=y