Blame - board/amcc/katmai/katmai.c - filogic/uboot

2007-02-20 10:57:08 +0100

[diff] [blame]

1

/*

Stefan Roese

8e538be

2009-11-12 12:00:49 +0100

[diff] [blame]

2

Stefan Roese

2007-02-20 10:57:08 +0100

[diff] [blame]

3

* Stefan Roese, DENX Software Engineering, sr@denx.de.

4

*

5

* See file CREDITS for list of people who contributed to this

6

* project.

7

*

8

* This program is free software; you can redistribute it and/or

9

* modify it under the terms of the GNU General Public License as

10

* published by the Free Software Foundation; either version 2 of

11

* the License, or (at your option) any later version.

12

*

13

* This program is distributed in the hope that it will be useful,

14

* but WITHOUT ANY WARRANTY; without even the implied warranty of

15

* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the

16

* GNU General Public License for more details.

17

*

18

* You should have received a copy of the GNU General Public License

19

* along with this program; if not, write to the Free Software

20

* Foundation, Inc., 59 Temple Place, Suite 330, Boston,

* MA 02111-1307 USA

*

*/

#include <common.h>

Stefan Roese

247e9d7

2010-09-09 19:18:00 +0200

[diff] [blame]

26

#include <asm/ppc4xx.h>

Stefan Roese

2007-02-20 10:57:08 +0100

[diff] [blame]

27

#include <i2c.h>

Stefan Roese

9a90c4c

2007-12-19 09:05:40 +0100

[diff] [blame]

28

#include <libfdt.h>

29

#include <fdt_support.h>

Ben Warren

052a5ea

2008-08-31 20:37:00 -0700

[diff] [blame]

30

#include <netdev.h>

Stefan Roese

216f063

2007-10-03 07:34:10 +0200

[diff] [blame]

31

#include <asm/processor.h>

32

#include <asm/io.h>

Stefan Roese

de21eab

2010-09-16 14:30:37 +0200

[diff] [blame]

33

#include <asm/ppc4xx-gpio.h>

Stefan Roese

216f063

2007-10-03 07:34:10 +0200

[diff] [blame]

34

#include <asm/4xx_pcie.h>

Stefan Roese

14fd12f

2009-10-02 14:35:16 +0200

[diff] [blame]

35

#include <asm/errno.h>

Stefan Roese

2007-02-20 10:57:08 +0100

[diff] [blame]

36

Wolfgang Denk

d112a2c

2007-09-15 20:48:41 +0200

[diff] [blame]

37

DECLARE_GLOBAL_DATA_PTR;

38

Stefan Roese

2007-02-20 10:57:08 +0100

[diff] [blame]

39

int board_early_init_f (void)

40

{

41

unsigned long mfr;

Stefan Roese

2007-02-20 10:57:08 +0100

[diff] [blame]

42

43

/*----------------------------------------------------------------------+

44

* Interrupt controller setup for the Katmai 440SPe Evaluation board.

45

*-----------------------------------------------------------------------+

46

*-----------------------------------------------------------------------+

47

48

*-----------+-----------------------------------+-------+-------+-------+

49

50

51

* IRQ 02 | IIC0 | High | Level | Non |

52

* IRQ 03 | IIC1 | High | Level | Non |

* IRQ 09 | External IRQ 15 - (PCI-Express) | pgm H | Pgm | Non |

59

* IRQ 10 | UIC2 Non-critical Int. | NA | NA | Non |

60

* IRQ 11 | UIC2 Critical Interrupt | NA | NA | Crit |

* IRQ 16 | UIC3 Non-critical Int. | NA | NA | Non |

66

* IRQ 17 | UIC3 Critical Interrupt | NA | NA | Crit |

67

* IRQ 18 | External IRQ 14 - (PCI-Express) | Pgm | Pgm | Non |

* IRQ 30 | UIC1 Non-critical Int. | NA | NA | Non |

80

* IRQ 31 | UIC1 Critical Interrupt | NA | NA | Crit. |

81

*------------------------------------------------------------------------

* IRQ 63 | XOR | High | Level | Non |

114

*-----------------------------------------------------------------------

* IRQ 71 | Reserved | N/A | N/A | Non |

* IRQ 79 | Reserved | N/A | N/A | Non |

* IRQ 87 | Reserved | N/A | N/A | Non |

* IRQ 94 | Reserved | N/A | N/A | Non |

146

* IRQ 95 | Reserved | N/A | N/A | Non |

147

*-----------------------------------------------------------------------

*-----------+-----------------------------------+-------+-------+-------+ */

181

/*-------------------------------------------------------------------------+

182

* Put UICs in PowerPC440SPemode.

183

* Initialise UIC registers. Clear all interrupts. Disable all interrupts.

184

* Set critical interrupt values. Set interrupt polarities. Set interrupt

185

* trigger levels. Make bit 0 High priority. Clear all interrupts again.

186

*------------------------------------------------------------------------*/

Stefan Roese

2009-09-24 09:55:50 +0200

[diff] [blame]

187

mtdcr (UIC3SR, 0xffffffff); /* Clear all interrupts */

188

mtdcr (UIC3ER, 0x00000000); /* disable all interrupts */

189

mtdcr (UIC3CR, 0x00000000); /* Set Critical / Non Critical interrupts: */

190

mtdcr (UIC3PR, 0xffffffff); /* Set Interrupt Polarities*/

191

mtdcr (UIC3TR, 0x001fffff); /* Set Interrupt Trigger Levels */

192

mtdcr (UIC3VR, 0x00000001); /* Set Vect base=0,INT31 Highest priority */

193

mtdcr (UIC3SR, 0x00000000); /* clear all interrupts*/

194

mtdcr (UIC3SR, 0xffffffff); /* clear all interrupts*/

Stefan Roese

2007-02-20 10:57:08 +0100

[diff] [blame]

195

196

Stefan Roese

2009-09-24 09:55:50 +0200

[diff] [blame]

197

mtdcr (UIC2SR, 0xffffffff); /* Clear all interrupts */

198

mtdcr (UIC2ER, 0x00000000); /* disable all interrupts*/

199

mtdcr (UIC2CR, 0x00000000); /* Set Critical / Non Critical interrupts*/

200

mtdcr (UIC2PR, 0xebebebff); /* Set Interrupt Polarities*/

201

mtdcr (UIC2TR, 0x74747400); /* Set Interrupt Trigger Levels */

202

mtdcr (UIC2VR, 0x00000001); /* Set Vect base=0,INT31 Highest priority */

203

mtdcr (UIC2SR, 0x00000000); /* clear all interrupts */

204

mtdcr (UIC2SR, 0xffffffff); /* clear all interrupts */

Stefan Roese

2007-02-20 10:57:08 +0100

[diff] [blame]

205

Stefan Roese

2009-09-24 09:55:50 +0200

[diff] [blame]

206

mtdcr (UIC1SR, 0xffffffff); /* Clear all interrupts*/

207

mtdcr (UIC1ER, 0x00000000); /* disable all interrupts*/

208

mtdcr (UIC1CR, 0x00000000); /* Set Critical / Non Critical interrupts*/

209

mtdcr (UIC1PR, 0xffffffff); /* Set Interrupt Polarities */

210

mtdcr (UIC1TR, 0x001f8040); /* Set Interrupt Trigger Levels*/

211

mtdcr (UIC1VR, 0x00000001); /* Set Vect base=0,INT31 Highest priority */

212

mtdcr (UIC1SR, 0x00000000); /* clear all interrupts*/

213

mtdcr (UIC1SR, 0xffffffff); /* clear all interrupts*/

Stefan Roese

2007-02-20 10:57:08 +0100

[diff] [blame]

214

Stefan Roese

2009-09-24 09:55:50 +0200

[diff] [blame]

215

mtdcr (UIC0SR, 0xffffffff); /* Clear all interrupts */

216

mtdcr (UIC0ER, 0x00000000); /* disable all interrupts excepted cascade to be checked */

217

mtdcr (UIC0CR, 0x00104001); /* Set Critical / Non Critical interrupts*/

218

mtdcr (UIC0PR, 0xffffffff); /* Set Interrupt Polarities*/

219

mtdcr (UIC0TR, 0x010f0004); /* Set Interrupt Trigger Levels */

220

mtdcr (UIC0VR, 0x00000001); /* Set Vect base=0,INT31 Highest priority */

221

mtdcr (UIC0SR, 0x00000000); /* clear all interrupts*/

222

mtdcr (UIC0SR, 0xffffffff); /* clear all interrupts*/

Stefan Roese

2007-02-20 10:57:08 +0100

[diff] [blame]

223

Stefan Roese

918010a

2009-09-09 16:25:29 +0200

[diff] [blame]

224

mfsdr(SDR0_MFR, mfr);

Stefan Roese

f199063

2007-12-06 05:58:43 +0100

[diff] [blame]

225

mfr |= SDR0_MFR_FIXD; /* Workaround for PCI/DMA */

Stefan Roese

918010a

2009-09-09 16:25:29 +0200

[diff] [blame]

226

mtsdr(SDR0_MFR, mfr);

Stefan Roese

2007-02-20 10:57:08 +0100

[diff] [blame]

227

Jean-Christophe PLAGNIOL-VILLARD

2008-10-16 15:01:15 +0200

[diff] [blame]

228

mtsdr(SDR0_PFC0, CONFIG_SYS_PFC0);

Stefan Roese

2007-02-20 10:57:08 +0100

[diff] [blame]

229

Jean-Christophe PLAGNIOL-VILLARD

2008-10-16 15:01:15 +0200

[diff] [blame]

230

out32(GPIO0_OR, CONFIG_SYS_GPIO_OR);

231

out32(GPIO0_ODR, CONFIG_SYS_GPIO_ODR);

232

out32(GPIO0_TCR, CONFIG_SYS_GPIO_TCR);

Stefan Roese

2007-02-20 10:57:08 +0100

[diff] [blame]

return 0;

}

int checkboard (void)

238

{

239

char *s = getenv("serial#");

240

241

printf("Board: Katmai - AMCC 440SPe Evaluation Board");

if (s != NULL) {

puts(", serial# ");

puts(s);

}

putc('\n');

return 0;

}

Stefan Roese

2008-01-05 09:12:41 +0100

[diff] [blame]

251

/*

Stefan Roese

88fbf93

2010-04-15 16:07:28 +0200

[diff] [blame]

252

* Override the default functions in arch/powerpc/cpu/ppc4xx/44x_spd_ddr2.c with

Stefan Roese

e3060b0

2008-01-05 09:12:41 +0100

[diff] [blame]

253

* board specific values.

254

*/

255

u32 ddr_wrdtr(u32 default_val) {

256

return (SDRAM_WRDTR_LLWP_1_CYC | SDRAM_WRDTR_WTR_180_DEG_ADV | 0x823);

257

}

258

259

u32 ddr_clktr(u32 default_val) {

260

return (SDRAM_CLKTR_CLKP_90_DEG_ADV);

261

}

262

Stefan Roese

2007-02-20 10:57:08 +0100

[diff] [blame]

263

#if defined(CONFIG_PCI)

Stefan Roese

e53b5cd

2009-10-29 15:04:35 +0100

[diff] [blame]

264

int board_pcie_card_present(int port)

Stefan Roese

2007-03-01 21:11:36 +0100

[diff] [blame]

{

u32 val;

val = in32(GPIO0_IR);

269

switch (port) {

270

case 0:

Jean-Christophe PLAGNIOL-VILLARD

2008-10-16 15:01:15 +0200

[diff] [blame]

271

return !(val & GPIO_VAL(CONFIG_SYS_GPIO_PCIE_PRESENT0));

Stefan Roese

2007-03-01 21:11:36 +0100

[diff] [blame]

272

case 1:

Jean-Christophe PLAGNIOL-VILLARD

2008-10-16 15:01:15 +0200

[diff] [blame]

273

return !(val & GPIO_VAL(CONFIG_SYS_GPIO_PCIE_PRESENT1));

Stefan Roese

2007-03-01 21:11:36 +0100

[diff] [blame]

274

case 2:

Jean-Christophe PLAGNIOL-VILLARD

2008-10-16 15:01:15 +0200

[diff] [blame]

275

return !(val & GPIO_VAL(CONFIG_SYS_GPIO_PCIE_PRESENT2));

Stefan Roese

2007-03-01 21:11:36 +0100

[diff] [blame]

default:

return 0;

}

}

Stefan Roese