blob: 74b249bb635196ca2c7e173606904648d17d0f4e [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001// SPDX-License-Identifier: GPL-2.0
2/*
3 * at91-wb50n.dtsi - Device Tree include file for wb50n cpu module
4 *
5 * Copyright (C) 2018 Laird
6 *
7 */
8
9#include "sama5d31.dtsi"
10
11/ {
12 model = "Laird Workgroup Bridge 50N - Atmel SAMA5D";
13 compatible = "laird,wb50n", "atmel,sama5d31", "atmel,sama5d3", "atmel,sama5";
14
15 chosen {
16 bootargs = "ubi.mtd=6 root=ubi0:rootfs rootfstype=ubifs rw";
17 stdout-path = "serial0:115200n8";
18 };
19
20 memory@20000000 {
21 reg = <0x20000000 0x4000000>;
22 };
23};
24
25&pinctrl {
26 board {
27 pinctrl_mmc0_cd: mmc0_cd {
28 atmel,pins = <AT91_PIOC 26 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP_DEGLITCH>; /* PC26 GPIO with pullup deglitch */
29 };
30
31 pinctrl_usba_vbus: usba_vbus {
32 atmel,pins = <AT91_PIOB 13 AT91_PERIPH_GPIO AT91_PINCTRL_DEGLITCH>; /* PB13 GPIO with deglitch */
33 };
34 };
35};
36
37&slow_xtal {
38 clock-frequency = <32768>;
39};
40
41&main_xtal {
42 clock-frequency = <12000000>;
43};
44
45&clk32k {
46 atmel,osc-bypass;
47};
48
49&mmc0 {
50 pinctrl-names = "default";
51 pinctrl-0 = <&pinctrl_mmc0_clk_cmd_dat0 &pinctrl_mmc0_dat1_3 &pinctrl_mmc0_cd>;
52 cd-gpios = <&pioC 26 GPIO_ACTIVE_LOW>;
53 slot@0 {
54 reg = <0>;
55 bus-width = <4>;
56 };
57};
58
59&mmc1 {
60 pinctrl-names = "default";
61 pinctrl-0 = <&pinctrl_mmc1_clk_cmd_dat0 &pinctrl_mmc1_dat1_3>;
62 status = "okay";
63 atheros@0 {
64 compatible = "atheros,ath6kl";
65 atheros,board-id = "SD32";
66 reg = <0>;
67 bus-width = <4>;
68 };
69};
70
71&macb1 {
72 phy-mode = "rmii";
73};
74
75&dbgu {
76 dmas = <0>, <0>; /* Do not use DMA for dbgu */
77};
78
79/* On BB40 this port is labeled UART1 */
80&usart0 {
81 atmel,use-dma-rx;
82 atmel,use-dma-tx;
83 pinctrl-names = "default";
84 pinctrl-0 = <&pinctrl_usart0 &pinctrl_usart0_rts_cts>;
85};
86
87/* On BB40 this port is labeled UART0 */
88&usart1 {
89 atmel,use-dma-rx;
90 atmel,use-dma-tx;
91 pinctrl-names = "default";
92 pinctrl-0 = <&pinctrl_usart1 &pinctrl_usart1_rts_cts>;
93 dtr-gpios = <&pioD 13 GPIO_ACTIVE_LOW>;
94 dsr-gpios = <&pioD 11 GPIO_ACTIVE_LOW>;
95 dcd-gpios = <&pioD 7 GPIO_ACTIVE_LOW>;
96 rng-gpios = <&pioD 8 GPIO_ACTIVE_LOW>;
97};
98
99/* USART3 is direct-connect to the Bluetooth UART on the radio SIP */
100&usart3 {
101 atmel,use-dma-rx;
102 atmel,use-dma-tx;
103 pinctrl-names = "default";
104 pinctrl-0 = <&pinctrl_usart3 &pinctrl_usart3_rts_cts>;
105 status = "okay";
106};
107
108&spi1 {
109 cs-gpios = <&pioC 25 0>, <0>, <0>, <0>;
110};
111
112&ebi {
113 pinctrl-0 = <&pinctrl_ebi_nand_addr>;
114 pinctrl-names = "default";
115 status = "okay";
116};
117
118&nand_controller {
119 status = "okay";
120
121 nand: nand@3 {
122 reg = <0x3 0x0 0x2>;
123 atmel,rb = <0>;
124 nand-bus-width = <8>;
125 nand-ecc-mode = "hw";
126 nand-ecc-strength = <8>;
127 nand-ecc-step-size = <512>;
128 nand-on-flash-bbt;
129 label = "atmel_nand";
130
131 partitions {
132 compatible = "fixed-partitions";
133 #address-cells = <1>;
134 #size-cells = <1>;
135
136 at91bootstrap@0 {
137 label = "at91bs";
138 reg = <0x0 0x20000>;
139 };
140
141 uboot@20000 {
142 label = "u-boot";
143 reg = <0x20000 0x80000>;
144 };
145
146 ubootenv@a0000 {
147 label = "u-boot-env";
148 reg = <0xa0000 0x20000>;
149 };
150
151 ubootenv@c0000 {
152 label = "u-boot-env";
153 reg = <0xc0000 0x20000>;
154 };
155
156 kernel-a@e0000 {
157 label = "kernel-a";
158 reg = <0xe0000 0x500000>;
159 };
160
161 kernel-b@5e0000 {
162 label = "kernel-b";
163 reg = <0x5e0000 0x500000>;
164 };
165
166 rootfs-a@ae0000 {
167 label = "rootfs-a";
168 reg = <0xae0000 0x3000000>;
169 };
170
171 rootfs-b@3ae0000 {
172 label = "rootfs-b";
173 reg = <0x3ae0000 0x3000000>;
174 };
175
176 user@6ae0000 {
177 label = "user";
178 reg = <0x6ae0000 0x14e0000>;
179 };
180 };
181 };
182};
183
184&usb0 {
185 atmel,vbus-gpio = <&pioB 13 GPIO_ACTIVE_LOW>;
186 pinctrl-names = "default";
187 pinctrl-0 = <&pinctrl_usba_vbus>;
188};
189
190&usb1 {
191 num-ports = <3>;
192 atmel,vbus-gpio = <&pioA 2 GPIO_ACTIVE_LOW>;
193 atmel,oc-gpio = <&pioA 4 GPIO_ACTIVE_LOW>;
194};