blob: e22fc272d0231454c6201cfd2b9bbea730712beb [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001# SPDX-License-Identifier: GPL-2.0
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/clock/fixed-mmio-clock.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: Simple memory mapped IO fixed-rate clock sources
8
9description:
10 This binding describes a fixed-rate clock for which the frequency can
11 be read from a single 32-bit memory mapped I/O register.
12
13 It was designed for test systems, like FPGA, not for complete,
14 finished SoCs.
15
16maintainers:
17 - Jan Kotas <jank@cadence.com>
18
19properties:
20 compatible:
21 const: fixed-mmio-clock
22
23 reg:
24 maxItems: 1
25
26 "#clock-cells":
27 const: 0
28
29 clock-output-names:
30 maxItems: 1
31
32required:
33 - compatible
34 - reg
35 - "#clock-cells"
36
37additionalProperties: false
38
39examples:
40 - |
41 sysclock: sysclock@fd020004 {
42 compatible = "fixed-mmio-clock";
43 #clock-cells = <0>;
44 reg = <0xfd020004 0x4>;
45 clock-output-names = "sysclk";
46 };
47...