Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 3b3c0dcc9a3db7b815a4f80ee1ebd9626e64d553 / . / configs / socfpga_arria5_defconfig
blob: f59bc00e61e1bad67df17e560ca7b5f6e82e30f7 [file] [log] [blame]
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]1CONFIG_ARM=y
Masahiro Yamada144a3e02015-04-21 20:38:20 +0900[diff] [blame]2CONFIG_ARCH_SOCFPGA=y
Simon Glass2347daa2015-08-19 09:33:42 -0600[diff] [blame]3CONFIG_SYS_MALLOC_F_LEN=0x2000
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]4CONFIG_SPL_DM=y
5CONFIG_DM_GPIO=y
Marek Vasut822e7952015-08-02 21:57:57 +0200[diff] [blame]6CONFIG_TARGET_SOCFPGA_ARRIA5_SOCDK=y
Thomas Chou3a077cd2015-11-11 21:39:33 +0800[diff] [blame]7CONFIG_SPL_STACK_R_ADDR=0x00800000
Marek Vasuta3fb96c2014-12-30 21:08:57 +0100[diff] [blame]8CONFIG_DEFAULT_DEVICE_TREE="socfpga_arria5_socdk"
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]9CONFIG_SPL=y
Simon Glass2347daa2015-08-19 09:33:42 -0600[diff] [blame]10CONFIG_SPL_STACK_R=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]11# CONFIG_CMD_IMLS is not set
12# CONFIG_CMD_FLASH is not set
Thomas Chou3a077cd2015-11-11 21:39:33 +0800[diff] [blame]13CONFIG_CMD_GPIO=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]14CONFIG_DWAPB_GPIO=y
Simon Glass2347daa2015-08-19 09:33:42 -0600[diff] [blame]15CONFIG_SPI_FLASH=y
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]16CONFIG_SPI_FLASH_SPANSION=y
17CONFIG_SPI_FLASH_STMICRO=y
Marek Vasutbac88952015-08-19 07:44:39 +0200[diff] [blame]18CONFIG_DM_ETH=y
Marek Vasutbac88952015-08-19 07:44:39 +0200[diff] [blame]19CONFIG_ETH_DESIGNWARE=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]20CONFIG_SYS_NS16550=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]21CONFIG_CADENCE_QSPI=y
22CONFIG_DESIGNWARE_SPI=y
Marek Vasut3b3c0dc2015-11-30 20:40:07 +0100[diff] [blame^]23CONFIG_DM_MMC=y