blob: bb3c65efc7ea589d102a698c68751c6b3b436e94 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Akshay Bhat197f9872016-01-29 15:16:40 -05002/*
3 * Copyright (C) 2015 Timesys Corporation
4 * Copyright (C) 2015 General Electric Company
5 * Copyright (C) 2014 Advantech
6 * Copyright (C) 2012 Freescale Semiconductor, Inc.
7 *
8 * Configuration settings for the GE MX6Q Bx50v3 boards.
Akshay Bhat197f9872016-01-29 15:16:40 -05009 */
10
11#ifndef __GE_BX50V3_CONFIG_H
12#define __GE_BX50V3_CONFIG_H
13
14#include <asm/arch/imx-regs.h>
Stefano Babic33731bc2017-06-29 10:16:06 +020015#include <asm/mach-imx/gpio.h>
Akshay Bhat197f9872016-01-29 15:16:40 -050016
Ian Ray467778a2018-04-25 16:57:04 +020017#define CONFIG_BOARD_NAME "General Electric Bx50v3"
Akshay Bhat197f9872016-01-29 15:16:40 -050018
19#define CONFIG_MXC_UART_BASE UART3_BASE
Simon Glass4694a742016-10-17 20:12:39 -060020#define CONSOLE_DEV "ttymxc2"
Akshay Bhat197f9872016-01-29 15:16:40 -050021
Akshay Bhat197f9872016-01-29 15:16:40 -050022#define CONFIG_SUPPORT_EMMC_BOOT
23
Akshay Bhat197f9872016-01-29 15:16:40 -050024
25#include "mx6_common.h"
26#include <linux/sizes.h>
27
Akshay Bhat197f9872016-01-29 15:16:40 -050028#define CONFIG_CMDLINE_TAG
29#define CONFIG_SETUP_MEMORY_TAGS
30#define CONFIG_INITRD_TAG
31#define CONFIG_REVISION_TAG
32#define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M)
33
Martyn Welch110f5d92018-01-10 20:31:32 +010034#define CONFIG_WATCHDOG_TIMEOUT_MSECS 6000
35
Akshay Bhat197f9872016-01-29 15:16:40 -050036#define CONFIG_MXC_UART
37
Akshay Bhat197f9872016-01-29 15:16:40 -050038#define CONFIG_MXC_OCOTP
39
40/* SATA Configs */
Andrew Shadura6da4f982016-05-24 15:56:21 +020041#ifdef CONFIG_CMD_SATA
Akshay Bhat197f9872016-01-29 15:16:40 -050042#define CONFIG_SYS_SATA_MAX_DEVICE 1
43#define CONFIG_DWC_AHSATA_PORT_ID 0
44#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
45#define CONFIG_LBA48
Andrew Shadura6da4f982016-05-24 15:56:21 +020046#endif
Akshay Bhat197f9872016-01-29 15:16:40 -050047
Akshay Bhat197f9872016-01-29 15:16:40 -050048/* USB Configs */
Andrew Shaduraaf628af2016-05-24 15:56:19 +020049#ifdef CONFIG_USB
Akshay Bhat197f9872016-01-29 15:16:40 -050050#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
51#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
52#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
53#define CONFIG_MXC_USB_FLAGS 0
Akshay Bhat197f9872016-01-29 15:16:40 -050054
Akshay Bhat197f9872016-01-29 15:16:40 -050055#define CONFIG_USBD_HS
Akshay Bhat197f9872016-01-29 15:16:40 -050056#define CONFIG_USB_GADGET_MASS_STORAGE
Andrew Shaduraaf628af2016-05-24 15:56:19 +020057#endif
Akshay Bhat197f9872016-01-29 15:16:40 -050058
59/* Networking Configs */
Andrew Shadura2c6ed1e2016-05-24 15:56:20 +020060#ifdef CONFIG_NET
Akshay Bhat197f9872016-01-29 15:16:40 -050061#define CONFIG_FEC_MXC
Akshay Bhat197f9872016-01-29 15:16:40 -050062#define IMX_FEC_BASE ENET_BASE_ADDR
63#define CONFIG_FEC_XCV_TYPE RGMII
64#define CONFIG_ETHPRIME "FEC"
65#define CONFIG_FEC_MXC_PHYADDR 4
Akshay Bhat197f9872016-01-29 15:16:40 -050066#define CONFIG_PHY_ATHEROS
Andrew Shadura2c6ed1e2016-05-24 15:56:20 +020067#endif
Akshay Bhat197f9872016-01-29 15:16:40 -050068
69/* Serial Flash */
Akshay Bhat197f9872016-01-29 15:16:40 -050070
71/* allow to overwrite serial and ethaddr */
72#define CONFIG_ENV_OVERWRITE
Akshay Bhat197f9872016-01-29 15:16:40 -050073
Akshay Bhat197f9872016-01-29 15:16:40 -050074#define CONFIG_LOADADDR 0x12000000
Akshay Bhat197f9872016-01-29 15:16:40 -050075
76#define CONFIG_EXTRA_ENV_SETTINGS \
Ian Ray70846762018-01-10 20:31:37 +010077 "bootcause=POR\0" \
Ian Rayb52e2522018-01-10 20:31:33 +010078 "image=/boot/fitImage\0" \
Ian Ray70846762018-01-10 20:31:37 +010079 "fdt_high=0xffffffff\0" \
80 "dev=mmc\0" \
Ian Ray3a97ec02019-01-31 16:21:12 +020081 "devnum=2\0" \
Ian Ray70846762018-01-10 20:31:37 +010082 "rootdev=mmcblk0p\0" \
83 "quiet=quiet loglevel=0\0" \
Simon Glass4694a742016-10-17 20:12:39 -060084 "console=" CONSOLE_DEV "\0" \
Ian Ray70846762018-01-10 20:31:37 +010085 "setargs=setenv bootargs root=/dev/${rootdev}${partnum} " \
86 "ro rootwait cma=128M " \
87 "bootcause=${bootcause} " \
Nandor Hanae3c6d22018-01-10 20:31:38 +010088 "${quiet} console=${console} ${rtc_status} " \
Ian Rayd8c60992018-04-25 16:57:03 +020089 "${videoargs}" "\0" \
Ian Ray70846762018-01-10 20:31:37 +010090 "doquiet=" \
91 "if ext2load ${dev} ${devnum}:5 0x7000A000 /boot/console; " \
92 "then setenv quiet; fi\0" \
93 "hasfirstboot=" \
94 "ext2load ${dev} ${devnum}:${partnum} 0x7000A000 " \
95 "/boot/bootcause/firstboot\0" \
96 "swappartitions=" \
97 "setexpr partnum 3 - ${partnum}\0" \
98 "failbootcmd=" \
Ian Ray40133682018-04-04 10:50:17 +020099 "bx50_backlight_enable; " \
Ian Ray70846762018-01-10 20:31:37 +0100100 "msg=\"Monitor failed to start. Try again, or contact GE Service for support.\"; " \
101 "echo $msg; " \
102 "setenv stdout vga; " \
103 "echo \"\n\n\n\n \" $msg; " \
104 "setenv stdout serial; " \
105 "mw.b 0x7000A000 0xbc; " \
106 "mw.b 0x7000A001 0x00; " \
107 "ext4write ${dev} ${devnum}:5 0x7000A000 /boot/failures 2\0" \
108 "altbootcmd=" \
109 "run doquiet; " \
110 "setenv partnum 1; run hasfirstboot || setenv partnum 2; " \
111 "run hasfirstboot || setenv partnum 0; " \
112 "if test ${partnum} != 0; then " \
113 "setenv bootcause REVERT; " \
114 "run swappartitions loadimage doboot; " \
115 "fi; " \
116 "run failbootcmd\0" \
Akshay Bhat197f9872016-01-29 15:16:40 -0500117 "loadimage=" \
118 "ext2load ${dev} ${devnum}:${partnum} ${loadaddr} ${image}\0" \
Ian Ray70846762018-01-10 20:31:37 +0100119 "doboot=" \
120 "echo Booting from ${dev}:${devnum}:${partnum} ...; " \
Akshay Bhat197f9872016-01-29 15:16:40 -0500121 "run setargs; " \
Ian Ray70846762018-01-10 20:31:37 +0100122 "bootm ${loadaddr}#conf@${confidx}\0" \
123 "tryboot=" \
124 "setenv partnum 1; run hasfirstboot || setenv partnum 2; " \
125 "run loadimage || run swappartitions && run loadimage || " \
126 "setenv partnum 0 && echo MISSING IMAGE;" \
127 "run doboot; " \
128 "run failbootcmd\0" \
Akshay Bhat197f9872016-01-29 15:16:40 -0500129
Andrew Shaduraaf628af2016-05-24 15:56:19 +0200130#define CONFIG_MMCBOOTCOMMAND \
Akshay Bhat197f9872016-01-29 15:16:40 -0500131 "if mmc dev ${devnum}; then " \
Ian Ray70846762018-01-10 20:31:37 +0100132 "run doquiet; " \
Akshay Bhat197f9872016-01-29 15:16:40 -0500133 "run tryboot; " \
134 "fi; " \
Andrew Shaduraaf628af2016-05-24 15:56:19 +0200135
136#define CONFIG_USBBOOTCOMMAND \
Ian Rayb52e2522018-01-10 20:31:33 +0100137 "echo Unsupported; " \
Akshay Bhat197f9872016-01-29 15:16:40 -0500138
Andrew Shaduraaf628af2016-05-24 15:56:19 +0200139#ifdef CONFIG_CMD_USB
140#define CONFIG_BOOTCOMMAND CONFIG_USBBOOTCOMMAND
141#else
142#define CONFIG_BOOTCOMMAND CONFIG_MMCBOOTCOMMAND
143#endif
144
Akshay Bhat197f9872016-01-29 15:16:40 -0500145#define CONFIG_ARP_TIMEOUT 200UL
146
147/* Miscellaneous configurable options */
Akshay Bhat197f9872016-01-29 15:16:40 -0500148
Akshay Bhat197f9872016-01-29 15:16:40 -0500149#define CONFIG_SYS_MEMTEST_START 0x10000000
150#define CONFIG_SYS_MEMTEST_END 0x10010000
151#define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
152
153#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
154
Akshay Bhat197f9872016-01-29 15:16:40 -0500155/* Physical Memory Map */
Akshay Bhat197f9872016-01-29 15:16:40 -0500156#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
157
158#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
159#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
160#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
161
162#define CONFIG_SYS_INIT_SP_OFFSET \
163 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
164#define CONFIG_SYS_INIT_SP_ADDR \
165 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
166
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900167/* environment organization */
Akshay Bhat197f9872016-01-29 15:16:40 -0500168#define CONFIG_ENV_SIZE (8 * 1024)
169#define CONFIG_ENV_OFFSET (768 * 1024)
170#define CONFIG_ENV_SECT_SIZE (64 * 1024)
Akshay Bhat197f9872016-01-29 15:16:40 -0500171
Akshay Bhat197f9872016-01-29 15:16:40 -0500172#define CONFIG_SYS_FSL_USDHC_NUM 3
173
174/* Framebuffer */
Ian Ray70846762018-01-10 20:31:37 +0100175#define CONFIG_VIDEO
Andrew Shadurac1b42832016-05-24 15:56:18 +0200176#ifdef CONFIG_VIDEO
Akshay Bhat197f9872016-01-29 15:16:40 -0500177#define CONFIG_VIDEO_IPUV3
Ian Ray70846762018-01-10 20:31:37 +0100178#define CONFIG_CFB_CONSOLE
179#define CONFIG_VGA_AS_SINGLE_DEVICE
180#define CONFIG_SYS_CONSOLE_FG_COL 0xFF
181#define CONFIG_SYS_CONSOLE_BG_COL 0x00
182#define CONFIG_HIDE_LOGO_VERSION
Akshay Bhat197f9872016-01-29 15:16:40 -0500183#define CONFIG_IMX_HDMI
184#define CONFIG_IMX_VIDEO_SKIP
Ian Ray70846762018-01-10 20:31:37 +0100185#define CONFIG_CMD_BMP
Andrew Shadurac1b42832016-05-24 15:56:18 +0200186#endif
Akshay Bhat197f9872016-01-29 15:16:40 -0500187
Akshay Bhat5d643622016-04-12 18:13:59 -0400188#define CONFIG_PWM_IMX
189#define CONFIG_IMX6_PWM_PER_CLK 66000000
190
Ian Ray9c1e0bf2018-01-10 20:31:29 +0100191#define CONFIG_PCI
192#define CONFIG_PCI_PNP
Akshay Bhat197f9872016-01-29 15:16:40 -0500193#define CONFIG_PCI_SCAN_SHOW
194#define CONFIG_PCIE_IMX
195#define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
196#define CONFIG_PCIE_IMX_POWER_GPIO IMX_GPIO_NR(1, 5)
Akshay Bhat197f9872016-01-29 15:16:40 -0500197
Nandor Hanae3c6d22018-01-10 20:31:38 +0100198#define CONFIG_RTC_RX8010SJ
199#define CONFIG_SYS_RTC_BUS_NUM 2
200#define CONFIG_SYS_I2C_RTC_ADDR 0x32
201
Akshay Bhat197f9872016-01-29 15:16:40 -0500202/* I2C Configs */
Akshay Bhat197f9872016-01-29 15:16:40 -0500203#define CONFIG_SYS_I2C
204#define CONFIG_SYS_I2C_MXC
205#define CONFIG_SYS_I2C_SPEED 100000
206#define CONFIG_SYS_I2C_MXC_I2C1
207#define CONFIG_SYS_I2C_MXC_I2C2
208#define CONFIG_SYS_I2C_MXC_I2C3
209
Martyn Welch59be7892018-01-10 20:31:28 +0100210#define CONFIG_SYS_NUM_I2C_BUSES 11
Ian Rayc0293da2017-08-22 09:03:54 +0300211#define CONFIG_SYS_I2C_MAX_HOPS 1
212#define CONFIG_SYS_I2C_BUSES { {0, {I2C_NULL_HOP} }, \
Martyn Welch59be7892018-01-10 20:31:28 +0100213 {1, {I2C_NULL_HOP} }, \
214 {2, {I2C_NULL_HOP} }, \
Ian Rayc0293da2017-08-22 09:03:54 +0300215 {0, {{I2C_MUX_PCA9547, 0x70, 0} } }, \
216 {0, {{I2C_MUX_PCA9547, 0x70, 1} } }, \
217 {0, {{I2C_MUX_PCA9547, 0x70, 2} } }, \
218 {0, {{I2C_MUX_PCA9547, 0x70, 3} } }, \
219 {0, {{I2C_MUX_PCA9547, 0x70, 4} } }, \
220 {0, {{I2C_MUX_PCA9547, 0x70, 5} } }, \
221 {0, {{I2C_MUX_PCA9547, 0x70, 6} } }, \
222 {0, {{I2C_MUX_PCA9547, 0x70, 7} } }, \
223 }
224
225#define CONFIG_BCH
226
Akshay Bhat197f9872016-01-29 15:16:40 -0500227#endif /* __GE_BX50V3_CONFIG_H */