blob: 75d2081fac888e177a7ba7eca5aa788143099740 [file] [log] [blame]
Paweł Anikiel5ee903d2022-06-17 12:47:20 +02001/* SPDX-License-Identifier: GPL-2.0 */
2/*
3 * Copyright 2022 Google LLC
4 */
5#ifndef __SOCFGPA_CHAMELEONV3_H__
6#define __SOCFGPA_CHAMELEONV3_H__
7
8#include <asm/arch/base_addr_a10.h>
9
Paweł Anikiel5ee903d2022-06-17 12:47:20 +020010/*
11 * U-Boot general configurations
12 */
13
14/* Memory configurations */
15#define PHYS_SDRAM_1_SIZE 0x40000000
16
17/*
18 * Serial / UART configurations
19 */
20#define CONFIG_SYS_NS16550_MEM32
21#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600, 115200}
22
23#define CONFIG_EXTRA_ENV_SETTINGS \
24 "autoload=no\0" \
25 "bootargs=cma=256M console=ttyS1,115200 root=/dev/mmcblk0p3 rw rootwait\0" \
26 "distro_bootcmd=bridge enable; run bootcmd_mmc\0" \
27 "bootcmd_mmc=load mmc 0:1 ${loadaddr} kernel.itb; bootm\0" \
28 "bootcmd_net=dhcp; tftpboot ${loadaddr} kernel.itb; bootm\0"
29
30/*
31 * L4 OSC1 Timer 0
32 */
33/* reload value when timer count to zero */
34#define TIMER_LOAD_VAL 0xFFFFFFFF
35
Paweł Anikiel5ee903d2022-06-17 12:47:20 +020036/* The rest of the configuration is shared */
37#include <configs/socfpga_common.h>
38
39#endif /* __SOCFGPA_CHAMELEONV3_H__ */