blob: f96c56f886596fde35e2e7ecf26c99d307bc55bb [file] [log] [blame]
Lokesh Vutlafaa680f2013-07-30 11:36:27 +05301/*
2 * mux.c
3 *
4 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#include <common.h>
10#include <asm/arch/sys_proto.h>
11#include <asm/arch/mux.h>
12#include "board.h"
13
14static struct module_pin_mux uart0_pin_mux[] = {
Lokesh Vutlae6bd05e2013-12-10 15:02:19 +053015 {OFFSET(uart0_rxd), (MODE(0) | PULLUP_EN | RXACTIVE | SLEWCTRL)},
16 {OFFSET(uart0_txd), (MODE(0) | PULLUDDIS | PULLUP_EN | SLEWCTRL)},
Lokesh Vutlafaa680f2013-07-30 11:36:27 +053017 {-1},
18};
19
Lokesh Vutlae6bd05e2013-12-10 15:02:19 +053020static struct module_pin_mux mmc0_pin_mux[] = {
21 {OFFSET(mmc0_clk), (MODE(0) | PULLUDDIS | RXACTIVE)}, /* MMC0_CLK */
22 {OFFSET(mmc0_cmd), (MODE(0) | PULLUP_EN | RXACTIVE)}, /* MMC0_CMD */
23 {OFFSET(mmc0_dat0), (MODE(0) | PULLUP_EN | RXACTIVE)}, /* MMC0_DAT0 */
24 {OFFSET(mmc0_dat1), (MODE(0) | PULLUP_EN | RXACTIVE)}, /* MMC0_DAT1 */
25 {OFFSET(mmc0_dat2), (MODE(0) | PULLUP_EN | RXACTIVE)}, /* MMC0_DAT2 */
26 {OFFSET(mmc0_dat3), (MODE(0) | PULLUP_EN | RXACTIVE)}, /* MMC0_DAT3 */
27 {-1},
28};
29
30static struct module_pin_mux i2c0_pin_mux[] = {
31 {OFFSET(i2c0_sda), (MODE(0) | PULLUP_EN | RXACTIVE | SLEWCTRL)},
32 {OFFSET(i2c0_scl), (MODE(0) | PULLUP_EN | RXACTIVE | SLEWCTRL)},
33 {-1},
34};
35
Lokesh Vutladd0037a2013-12-10 15:02:23 +053036static struct module_pin_mux gpio0_22_pin_mux[] = {
37 {OFFSET(ddr_ba2), (MODE(9) | PULLUP_EN)}, /* GPIO0_22 */
38 {-1},
39};
40
Sourav Poddar399f8472013-12-21 12:50:08 +053041static struct module_pin_mux qspi_pin_mux[] = {
42 {OFFSET(gpmc_csn0), (MODE(3) | PULLUP_EN | RXACTIVE)}, /* QSPI_CS0 */
43 {OFFSET(gpmc_csn3), (MODE(2) | PULLUP_EN | RXACTIVE)}, /* QSPI_CLK */
44 {OFFSET(gpmc_advn_ale), (MODE(3) | PULLUP_EN | RXACTIVE)}, /* QSPI_D0 */
45 {OFFSET(gpmc_oen_ren), (MODE(3) | PULLUP_EN | RXACTIVE)}, /* QSPI_D1 */
46 {OFFSET(gpmc_wen), (MODE(3) | PULLUP_EN | RXACTIVE)}, /* QSPI_D2 */
47 {OFFSET(gpmc_be0n_cle), (MODE(3) | PULLUP_EN | RXACTIVE)}, /* QSPI_D3 */
48 {-1},
49};
50
Lokesh Vutlafaa680f2013-07-30 11:36:27 +053051void enable_uart0_pin_mux(void)
52{
53 configure_module_pin_mux(uart0_pin_mux);
54}
55
56void enable_board_pin_mux(void)
57{
Lokesh Vutlae6bd05e2013-12-10 15:02:19 +053058 configure_module_pin_mux(mmc0_pin_mux);
59 configure_module_pin_mux(i2c0_pin_mux);
Lokesh Vutladd0037a2013-12-10 15:02:23 +053060
61 if (board_is_gpevm())
62 configure_module_pin_mux(gpio0_22_pin_mux);
Sourav Poddar399f8472013-12-21 12:50:08 +053063 configure_module_pin_mux(qspi_pin_mux);
Lokesh Vutlafaa680f2013-07-30 11:36:27 +053064}
Lokesh Vutla42c213a2013-12-10 15:02:20 +053065
66void enable_i2c0_pin_mux(void)
67{
68 configure_module_pin_mux(i2c0_pin_mux);
69}