Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 399a01f895689d8ff91c8bf48415fc0fd5d8a9d3 / . / arch / arm / dts / sun50i-h6-tanix-tx6.dts
blob: 9a38ff9b3fc751a6658cafd87b91745fd11ec550 [file] [log] [blame]
Jernej Skrabecc5b3ce72021-01-06 18:02:57 +0100[diff] [blame]1// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2// Copyright (c) 2019 Jernej Skrabec <jernej.skrabec@siol.net>
3
4/dts-v1/;
5
Samuel Holland399a01f2022-04-27 15:31:31 -0500[diff] [blame^]6#include "sun50i-h6-tanix.dtsi"
Jernej Skrabecc5b3ce72021-01-06 18:02:57 +0100[diff] [blame]7
8/ {
9 model = "Tanix TX6";
10 compatible = "oranth,tanix-tx6", "allwinner,sun50i-h6";
Jernej Skrabecc5b3ce72021-01-06 18:02:57 +0100[diff] [blame]11};
12
Jernej Skrabecc5b3ce72021-01-06 18:02:57 +0100[diff] [blame]13&r_ir {
14 linux,rc-map-name = "rc-tanix-tx5max";
Jernej Skrabecc5b3ce72021-01-06 18:02:57 +0100[diff] [blame]15};
16
Samuel Holland399a01f2022-04-27 15:31:31 -0500[diff] [blame^]17&uart1 {
Jernej Skrabecc5b3ce72021-01-06 18:02:57 +0100[diff] [blame]18 pinctrl-names = "default";
Samuel Holland399a01f2022-04-27 15:31:31 -0500[diff] [blame^]19 pinctrl-0 = <&uart1_pins>, <&uart1_rts_cts_pins>;
20 uart-has-rtscts;
Jernej Skrabecc5b3ce72021-01-06 18:02:57 +0100[diff] [blame]21 status = "okay";
Jernej Skrabecc5b3ce72021-01-06 18:02:57 +0100[diff] [blame]22
Samuel Holland399a01f2022-04-27 15:31:31 -0500[diff] [blame^]23 bluetooth {
24 compatible = "realtek,rtl8822cs-bt";
25 device-wake-gpios = <&r_pio 1 2 GPIO_ACTIVE_HIGH>; /* PM2 */
26 host-wake-gpios = <&r_pio 1 1 GPIO_ACTIVE_HIGH>; /* PM1 */
27 enable-gpios = <&r_pio 1 4 GPIO_ACTIVE_HIGH>; /* PM4 */
28 };
Jernej Skrabecc5b3ce72021-01-06 18:02:57 +0100[diff] [blame]29};