blob: 5e75454dcb178cbcc2118709f76cde4e420c65ba [file] [log] [blame]
Masahiro Yamadabb2ff9d2014-10-03 19:21:06 +09001/*
Masahiro Yamada8ce9bdf2015-02-27 02:26:48 +09002 * Copyright (C) 2011-2015 Panasonic Corporation
Masahiro Yamadabb2ff9d2014-10-03 19:21:06 +09003 * Author: Masahiro Yamada <yamada.m@jp.panasonic.com>
4 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8#include <common.h>
9#include <asm/io.h>
Masahiro Yamada95387e22015-02-27 02:26:44 +090010#include <mach/sbc-regs.h>
11#include <mach/sg-regs.h>
Masahiro Yamadabb2ff9d2014-10-03 19:21:06 +090012
13void sbc_init(void)
14{
Masahiro Yamadabb2ff9d2014-10-03 19:21:06 +090015 /*
16 * Only CS1 is connected to support card.
17 * BKSZ[1:0] should be set to "01".
18 */
19 writel(SBCTRL0_SAVEPIN_PERI_VALUE, SBCTRL10);
20 writel(SBCTRL1_SAVEPIN_PERI_VALUE, SBCTRL11);
21 writel(SBCTRL2_SAVEPIN_PERI_VALUE, SBCTRL12);
22 writel(SBCTRL4_SAVEPIN_PERI_VALUE, SBCTRL14);
23
Masahiro Yamadae6a91272014-12-06 00:03:19 +090024 if (boot_is_swapped()) {
Masahiro Yamadabb2ff9d2014-10-03 19:21:06 +090025 /*
26 * Boot Swap On: boot from external NOR/SRAM
27 * 0x02000000-0x03ffffff is a mirror of 0x00000000-0x01ffffff.
28 *
29 * 0x00000000-0x01efffff, 0x02000000-0x03efffff: memory bank
30 * 0x01f00000-0x01ffffff, 0x03f00000-0x03ffffff: peripherals
31 */
32 writel(0x0000bc01, SBBASE0);
Masahiro Yamadae6a91272014-12-06 00:03:19 +090033 } else {
34 /*
35 * Boot Swap Off: boot from mask ROM
36 * 0x00000000-0x01ffffff: mask ROM
Masahiro Yamada8ce9bdf2015-02-27 02:26:48 +090037 * 0x02000000-0x03efffff: memory bank (31MB)
38 * 0x03f00000-0x03ffffff: peripherals (1MB)
Masahiro Yamadae6a91272014-12-06 00:03:19 +090039 */
40 writel(0x0000be01, SBBASE0); /* dummy */
41 writel(0x0200be01, SBBASE1);
Masahiro Yamadabb2ff9d2014-10-03 19:21:06 +090042 }
Masahiro Yamadabb2ff9d2014-10-03 19:21:06 +090043}