blob: b96f0da21efb636656a83825a463f6c123c7512c [file] [log] [blame]
Peng Fan702c6dc2018-10-18 14:28:37 +02001// SPDX-License-Identifier: GPL-2.0+
2/*
3 * Copyright 2018 NXP
4 */
5
6#include <common.h>
Simon Glassafb02152019-12-28 10:45:01 -07007#include <cpu_func.h>
Simon Glass5e6201b2019-08-01 09:46:51 -06008#include <env.h>
Peng Fan702c6dc2018-10-18 14:28:37 +02009#include <errno.h>
Simon Glassa7b51302019-11-14 12:57:46 -070010#include <init.h>
Peng Fan702c6dc2018-10-18 14:28:37 +020011#include <linux/libfdt.h>
Yangbo Lu73340382019-06-21 11:42:28 +080012#include <fsl_esdhc_imx.h>
Alifer Moraesc9c48d92020-01-16 12:43:06 -030013#include <fdt_support.h>
Peng Fan702c6dc2018-10-18 14:28:37 +020014#include <asm/io.h>
15#include <asm/gpio.h>
16#include <asm/arch/clock.h>
17#include <asm/arch/sci/sci.h>
18#include <asm/arch/imx8-pins.h>
19#include <asm/arch/iomux.h>
20#include <asm/arch/sys_proto.h>
21
22DECLARE_GLOBAL_DATA_PTR;
23
24#define GPIO_PAD_CTRL ((SC_PAD_CONFIG_NORMAL << PADRING_CONFIG_SHIFT) | \
25 (SC_PAD_ISO_OFF << PADRING_LPCONFIG_SHIFT) | \
26 (SC_PAD_28FDSOI_DSE_DV_HIGH << PADRING_DSE_SHIFT) | \
27 (SC_PAD_28FDSOI_PS_PU << PADRING_PULL_SHIFT))
28
29#define UART_PAD_CTRL ((SC_PAD_CONFIG_OUT_IN << PADRING_CONFIG_SHIFT) | \
30 (SC_PAD_ISO_OFF << PADRING_LPCONFIG_SHIFT) | \
31 (SC_PAD_28FDSOI_DSE_DV_HIGH << PADRING_DSE_SHIFT) | \
32 (SC_PAD_28FDSOI_PS_PU << PADRING_PULL_SHIFT))
33
34static iomux_cfg_t uart0_pads[] = {
35 SC_P_UART0_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
36 SC_P_UART0_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
37};
38
39static void setup_iomux_uart(void)
40{
41 imx8_iomux_setup_multiple_pads(uart0_pads, ARRAY_SIZE(uart0_pads));
42}
43
44int board_early_init_f(void)
45{
Anatolij Gustschinef156d22019-06-12 13:35:25 +020046 sc_pm_clock_rate_t rate = SC_80MHZ;
Peng Fan702c6dc2018-10-18 14:28:37 +020047 int ret;
Peng Fan702c6dc2018-10-18 14:28:37 +020048
Anatolij Gustschinef156d22019-06-12 13:35:25 +020049 /* Set UART0 clock root to 80 MHz */
50 ret = sc_pm_setup_uart(SC_R_UART_0, rate);
Peng Fan702c6dc2018-10-18 14:28:37 +020051 if (ret)
52 return ret;
53
54 setup_iomux_uart();
55
56 return 0;
57}
58
Simon Glassfa4689a2019-12-06 21:41:35 -070059#if CONFIG_IS_ENABLED(DM_GPIO)
Peng Fan702c6dc2018-10-18 14:28:37 +020060static void board_gpio_init(void)
61{
62 struct gpio_desc desc;
63 int ret;
64
65 ret = dm_gpio_lookup_name("gpio@1a_3", &desc);
66 if (ret)
67 return;
68
69 ret = dm_gpio_request(&desc, "bb_per_rst_b");
70 if (ret)
71 return;
72
73 dm_gpio_set_dir_flags(&desc, GPIOD_IS_OUT);
74 dm_gpio_set_value(&desc, 0);
75 udelay(50);
76 dm_gpio_set_value(&desc, 1);
77}
78#else
79static inline void board_gpio_init(void) {}
80#endif
81
82#if IS_ENABLED(CONFIG_FEC_MXC)
83#include <miiphy.h>
84
85int board_phy_config(struct phy_device *phydev)
86{
87 phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x1f);
88 phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x8);
89
90 phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x05);
91 phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x100);
92
93 if (phydev->drv->config)
94 phydev->drv->config(phydev);
95
96 return 0;
97}
98#endif
99
Peng Fan702c6dc2018-10-18 14:28:37 +0200100int checkboard(void)
101{
102 puts("Board: iMX8QXP MEK\n");
103
104 build_info();
105 print_bootinfo();
106
107 return 0;
108}
109
110int board_init(void)
111{
112 board_gpio_init();
113
114 return 0;
115}
116
Peng Fan702c6dc2018-10-18 14:28:37 +0200117/*
118 * Board specific reset that is system reset.
119 */
120void reset_cpu(ulong addr)
121{
122 /* TODO */
123}
124
125#ifdef CONFIG_OF_BOARD_SETUP
126int ft_board_setup(void *blob, bd_t *bd)
127{
128 return 0;
129}
130#endif
131
132int board_mmc_get_env_dev(int devno)
133{
134 return devno;
135}
136
137int board_late_init(void)
138{
139#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
140 env_set("board_name", "MEK");
141 env_set("board_rev", "iMX8QXP");
142#endif
143
144 return 0;
145}