blob: 3742203278358b0b136f87ef579a14acfa23bacd [file] [log] [blame]
Jianchao Wange5332ba2019-07-19 00:30:01 +03001/* SPDX-License-Identifier: GPL-2.0
Vladimir Oltean5041e422021-09-17 14:27:13 +03002 * Copyright 2016-2019 NXP
Jianchao Wange5332ba2019-07-19 00:30:01 +03003 * Copyright 2019 Vladimir Oltean <olteanv@gmail.com>
4 */
5
6#ifndef __CONFIG_H
7#define __CONFIG_H
8
Jianchao Wange5332ba2019-07-19 00:30:01 +03009#define CONFIG_DEEP_SLEEP
10
Jianchao Wange5332ba2019-07-19 00:30:01 +030011#define CONFIG_SYS_INIT_RAM_ADDR OCRAM_BASE_ADDR
12#define CONFIG_SYS_INIT_RAM_SIZE OCRAM_SIZE
13
14/* XHCI Support - enabled by default */
15#define CONFIG_USB_MAX_CONTROLLER_COUNT 1
16
Jianchao Wange5332ba2019-07-19 00:30:01 +030017#define DDR_SDRAM_CFG 0x470c0008
18#define DDR_CS0_BNDS 0x008000bf
19#define DDR_CS0_CONFIG 0x80014302
20#define DDR_TIMING_CFG_0 0x50550004
21#define DDR_TIMING_CFG_1 0xbcb38c56
22#define DDR_TIMING_CFG_2 0x0040d120
23#define DDR_TIMING_CFG_3 0x010e1000
24#define DDR_TIMING_CFG_4 0x00000001
25#define DDR_TIMING_CFG_5 0x03401400
26#define DDR_SDRAM_CFG_2 0x00401010
27#define DDR_SDRAM_MODE 0x00061c60
28#define DDR_SDRAM_MODE_2 0x00180000
29#define DDR_SDRAM_INTERVAL 0x18600618
30#define DDR_DDR_WRLVL_CNTL 0x8655f605
31#define DDR_DDR_WRLVL_CNTL_2 0x05060607
32#define DDR_DDR_WRLVL_CNTL_3 0x05050505
33#define DDR_DDR_CDR1 0x80040000
34#define DDR_DDR_CDR2 0x00000001
35#define DDR_SDRAM_CLK_CNTL 0x02000000
36#define DDR_DDR_ZQ_CNTL 0x89080600
37#define DDR_CS0_CONFIG_2 0
38#define DDR_SDRAM_CFG_MEM_EN 0x80000000
39#define SDRAM_CFG2_D_INIT 0x00000010
40#define DDR_CDR2_VREF_TRAIN_EN 0x00000080
41#define SDRAM_CFG2_FRC_SR 0x80000000
42#define SDRAM_CFG_BI 0x00000001
43
Jianchao Wange5332ba2019-07-19 00:30:01 +030044#ifdef CONFIG_SD_BOOT
Tom Rini7cf9ab72020-06-16 19:06:25 -040045#ifdef CONFIG_NXP_ESBC
Jianchao Wange5332ba2019-07-19 00:30:01 +030046#define CONFIG_U_BOOT_HDR_SIZE (16 << 10)
Tom Rini7cf9ab72020-06-16 19:06:25 -040047#endif /* ifdef CONFIG_NXP_ESBC */
Jianchao Wange5332ba2019-07-19 00:30:01 +030048
49#define CONFIG_SPL_MAX_SIZE 0x1a000
50#define CONFIG_SPL_STACK 0x1001d000
51#define CONFIG_SPL_PAD_TO 0x1c000
52
53#define CONFIG_SYS_SPL_MALLOC_START (CONFIG_SYS_TEXT_BASE + \
54 CONFIG_SYS_MONITOR_LEN)
55#define CONFIG_SYS_SPL_MALLOC_SIZE 0x100000
56#define CONFIG_SPL_BSS_START_ADDR 0x80100000
57#define CONFIG_SPL_BSS_MAX_SIZE 0x80000
58
59#ifdef CONFIG_U_BOOT_HDR_SIZE
60/*
61 * HDR would be appended at end of image and copied to DDR along
62 * with U-Boot image. Here u-boot max. size is 512K. So if binary
63 * size increases then increase this size in case of secure boot as
64 * it uses raw U-Boot image instead of FIT image.
65 */
66#define CONFIG_SYS_MONITOR_LEN (0x100000 + CONFIG_U_BOOT_HDR_SIZE)
67#else
68#define CONFIG_SYS_MONITOR_LEN 0x100000
69#endif /* ifdef CONFIG_U_BOOT_HDR_SIZE */
70#endif
71
Jianchao Wange5332ba2019-07-19 00:30:01 +030072#define PHYS_SDRAM 0x80000000
73#define PHYS_SDRAM_SIZE (1u * 1024 * 1024 * 1024)
74
75#define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000UL
76#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
77
Jianchao Wange5332ba2019-07-19 00:30:01 +030078/* Serial Port */
Jianchao Wange5332ba2019-07-19 00:30:01 +030079#define CONFIG_SYS_NS16550_SERIAL
80#ifndef CONFIG_DM_SERIAL
81#define CONFIG_SYS_NS16550_REG_SIZE 1
82#endif
83#define CONFIG_SYS_NS16550_CLK get_serial_clock()
84
Jianchao Wange5332ba2019-07-19 00:30:01 +030085/* I2C */
Jianchao Wange5332ba2019-07-19 00:30:01 +030086
87/* EEPROM */
Jianchao Wange5332ba2019-07-19 00:30:01 +030088#define CONFIG_SYS_I2C_EEPROM_NXID
89#define CONFIG_SYS_EEPROM_BUS_NUM 0
Jianchao Wange5332ba2019-07-19 00:30:01 +030090
91/* QSPI */
92#define FSL_QSPI_FLASH_SIZE (1 << 24)
93#define FSL_QSPI_FLASH_NUM 2
94
95/* PCIe */
96#define CONFIG_PCIE1 /* PCIE controller 1 */
97#define CONFIG_PCIE2 /* PCIE controller 2 */
98#define FSL_PCIE_COMPAT "fsl,ls1021a-pcie"
99#ifdef CONFIG_PCI
100#define CONFIG_PCI_SCAN_SHOW
101#endif
102
103#define CONFIG_LAYERSCAPE_NS_ACCESS
104#define COUNTER_FREQUENCY 12500000
105
106#define CONFIG_HWCONFIG
107#define HWCONFIG_BUFFER_SIZE 256
108
109#define CONFIG_FSL_DEVICE_DISABLE
110
111#define BOOT_TARGET_DEVICES(func) \
112 func(MMC, mmc, 0) \
113 func(USB, usb, 0) \
114 func(DHCP, dhcp, na)
115#include <config_distro_bootcmd.h>
116
117#define CONFIG_EXTRA_ENV_SETTINGS \
118 "bootargs=root=/dev/ram0 rw console=ttyS0,115200\0" \
119 "initrd_high=0xffffffff\0" \
Jianchao Wange5332ba2019-07-19 00:30:01 +0300120 "fdt_addr=0x64f00000\0" \
121 "kernel_addr=0x61000000\0" \
122 "kernelheader_addr=0x60800000\0" \
123 "scriptaddr=0x80000000\0" \
124 "scripthdraddr=0x80080000\0" \
125 "fdtheader_addr_r=0x80100000\0" \
126 "kernelheader_addr_r=0x80200000\0" \
127 "kernel_addr_r=0x80008000\0" \
128 "kernelheader_size=0x40000\0" \
129 "fdt_addr_r=0x8f000000\0" \
130 "ramdisk_addr_r=0xa0000000\0" \
131 "load_addr=0x80008000\0" \
132 "kernel_size=0x2800000\0" \
133 "kernel_addr_sd=0x8000\0" \
134 "kernel_size_sd=0x14000\0" \
135 "kernelhdr_addr_sd=0x4000\0" \
136 "kernelhdr_size_sd=0x10\0" \
137 BOOTENV \
138 "boot_scripts=ls1021atsn_boot.scr\0" \
139 "boot_script_hdr=hdr_ls1021atsn_bs.out\0" \
140 "scan_dev_for_boot_part=" \
141 "part list ${devtype} ${devnum} devplist; " \
142 "env exists devplist || setenv devplist 1; " \
143 "for distro_bootpart in ${devplist}; do " \
144 "if fstype ${devtype} " \
145 "${devnum}:${distro_bootpart} " \
146 "bootfstype; then " \
147 "run scan_dev_for_boot; " \
148 "fi; " \
149 "done\0" \
150 "scan_dev_for_boot=" \
151 "echo Scanning ${devtype} " \
152 "${devnum}:${distro_bootpart}...; " \
153 "for prefix in ${boot_prefixes}; do " \
154 "run scan_dev_for_scripts; " \
155 "run scan_dev_for_extlinux; " \
156 "done;" \
157 "\0" \
158 "boot_a_script=" \
159 "load ${devtype} ${devnum}:${distro_bootpart} " \
160 "${scriptaddr} ${prefix}${script}; " \
161 "env exists secureboot && load ${devtype} " \
162 "${devnum}:${distro_bootpart} " \
163 "${scripthdraddr} ${prefix}${boot_script_hdr} " \
164 "&& esbc_validate ${scripthdraddr};" \
165 "source ${scriptaddr}\0" \
166 "qspi_bootcmd=echo Trying load from qspi..;" \
167 "sf probe && sf read $load_addr " \
168 "$kernel_addr $kernel_size; env exists secureboot " \
169 "&& sf read $kernelheader_addr_r $kernelheader_addr " \
170 "$kernelheader_size && esbc_validate ${kernelheader_addr_r}; " \
171 "bootm $load_addr#$board\0" \
172 "sd_bootcmd=echo Trying load from SD ..;" \
173 "mmcinfo && mmc read $load_addr " \
174 "$kernel_addr_sd $kernel_size_sd && " \
175 "env exists secureboot && mmc read $kernelheader_addr_r " \
176 "$kernelhdr_addr_sd $kernelhdr_size_sd " \
177 " && esbc_validate ${kernelheader_addr_r};" \
178 "bootm $load_addr#$board\0"
179
180/* Miscellaneous configurable options */
Alison Wang71477062020-02-03 15:25:19 +0800181#define CONFIG_SYS_BOOTMAPSZ (256 << 20)
182
Jianchao Wange5332ba2019-07-19 00:30:01 +0300183#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
184#define CONFIG_SYS_PBSIZE \
185 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
186#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
187#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
188
Jianchao Wange5332ba2019-07-19 00:30:01 +0300189#define CONFIG_LS102XA_STREAM_ID
190
191#define CONFIG_SYS_INIT_SP_OFFSET \
192 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
193#define CONFIG_SYS_INIT_SP_ADDR \
194 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
195
196#ifdef CONFIG_SPL_BUILD
197#define CONFIG_SYS_MONITOR_BASE CONFIG_SPL_TEXT_BASE
198#else
199#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
200#endif
201
202/* Environment */
Jianchao Wange5332ba2019-07-19 00:30:01 +0300203
Jianchao Wange5332ba2019-07-19 00:30:01 +0300204#define CONFIG_SYS_BOOTM_LEN 0x8000000 /* 128 MB */
205
206#endif