blob: c4e2e01003432efaf2eda169aacdb158040b56a8 [file] [log] [blame]
Jiandong Zhengc36e42e2014-08-01 20:37:16 -07001/*
Suji Velupillai07e6b052017-03-03 17:06:34 -08002 * Copyright 2014-2017 Broadcom.
Jiandong Zhengc36e42e2014-08-01 20:37:16 -07003 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#ifndef _BCM_SF2_ETH_H_
8#define _BCM_SF2_ETH_H_
9
10#include <phy.h>
11
12#define RX_BUF_SIZE 2048
13/* RX_BUF_NUM must be power of 2 */
14#define RX_BUF_NUM 32
15
16#define TX_BUF_SIZE 2048
17/* TX_BUF_NUM must be power of 2 */
18#define TX_BUF_NUM 2
19
20/* Support 2 Ethernet ports now */
21#define BCM_ETH_MAX_PORT_NUM 2
22
23#define CONFIG_BCM_SF2_ETH_DEFAULT_PORT 0
24
25enum {
26 MAC_DMA_TX = 1,
27 MAC_DMA_RX = 2
28};
29
30struct eth_dma {
31 void *tx_desc_aligned;
32 void *rx_desc_aligned;
Jiandong Zhengc36e42e2014-08-01 20:37:16 -070033
34 uint8_t *tx_buf;
35 uint8_t *rx_buf;
36
37 int cur_tx_index;
38 int cur_rx_index;
39
40 int (*tx_packet)(struct eth_dma *dma, void *packet, int length);
41 bool (*check_tx_done)(struct eth_dma *dma);
42
43 int (*check_rx_done)(struct eth_dma *dma, uint8_t *buf);
44
45 int (*enable_dma)(struct eth_dma *dma, int dir);
46 int (*disable_dma)(struct eth_dma *dma, int dir);
47};
48
49struct eth_info {
50 struct eth_dma dma;
51 phy_interface_t phy_interface;
52 struct phy_device *port[BCM_ETH_MAX_PORT_NUM];
53 int port_num;
54
Joe Hershberger0c333192016-08-08 11:28:39 -050055 int (*miiphy_read)(struct mii_dev *bus, int phyaddr, int devad,
56 int reg);
57 int (*miiphy_write)(struct mii_dev *bus, int phyaddr, int devad,
58 int reg, u16 value);
Jiandong Zhengc36e42e2014-08-01 20:37:16 -070059
60 int (*mac_init)(struct eth_device *dev);
61 int (*enable_mac)(void);
62 int (*disable_mac)(void);
63 int (*set_mac_addr)(unsigned char *mac);
64 int (*set_mac_speed)(int speed, int duplex);
65
66};
67
68#endif /* _BCM_SF2_ETH_H_ */