blob: 8c21364e71b7ca72cff54dd7344da533fe77cdc1 [file] [log] [blame]
Jason Liudec11122011-11-25 00:18:02 +00001/*
2 * (C) Copyright 2009
3 * Stefano Babic, DENX Software Engineering, sbabic@denx.de.
4 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Jason Liudec11122011-11-25 00:18:02 +00006 */
7
8#ifndef _SYS_PROTO_H_
9#define _SYS_PROTO_H_
10
Stefan Roese05b0ef42013-04-09 21:06:08 +000011#include <asm/imx-common/regs-common.h>
12
Troy Kisky58394932012-10-23 10:57:46 +000013#define MXC_CPU_MX51 0x51
14#define MXC_CPU_MX53 0x53
15#define MXC_CPU_MX6SL 0x60
16#define MXC_CPU_MX6DL 0x61
17#define MXC_CPU_MX6SOLO 0x62
18#define MXC_CPU_MX6Q 0x63
Jason Liudec11122011-11-25 00:18:02 +000019
Troy Kisky58394932012-10-23 10:57:46 +000020#define is_soc_rev(rev) ((get_cpu_rev() & 0xFF) - rev)
Jason Liudec11122011-11-25 00:18:02 +000021u32 get_cpu_rev(void);
Eric Nelson7d603b92013-08-29 10:57:10 -070022
23/* returns MXC_CPU_ value */
24#define cpu_type(rev) (((rev) >> 12)&0xff)
25
26/* use with MXC_CPU_ constants */
27#define is_cpu_type(cpu) (cpu_type(get_cpu_rev()) == cpu)
28
Troy Kisky58394932012-10-23 10:57:46 +000029const char *get_imx_type(u32 imxtype);
Troy Kiskyb3aec6a2012-10-23 10:57:48 +000030unsigned imx_ddr_size(void);
Jason Liudec11122011-11-25 00:18:02 +000031
Dirk Behme8c465942012-05-02 02:12:17 +000032void set_vddsoc(u32 mv);
33
Jason Liudec11122011-11-25 00:18:02 +000034/*
35 * Initializes on-chip ethernet controllers.
36 * to override, implement board_eth_init()
37 */
38
39int fecmxc_initialize(bd_t *bis);
Fabio Estevam6479f512012-04-29 08:11:13 +000040u32 get_ahb_clk(void);
41u32 get_periph_clk(void);
Stefan Roese05b0ef42013-04-09 21:06:08 +000042
43int mxs_reset_block(struct mxs_register_32 *reg);
44int mxs_wait_mask_set(struct mxs_register_32 *reg,
45 uint32_t mask,
46 unsigned int timeout);
47int mxs_wait_mask_clr(struct mxs_register_32 *reg,
48 uint32_t mask,
49 unsigned int timeout);
Jason Liudec11122011-11-25 00:18:02 +000050#endif