blob: ee6ef1822445b7c4dbc3d3fe7d9592e2d256b60f [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Alexander Grafc3468482014-04-11 17:09:45 +02002/*
3 * Copyright 2011-2014 Freescale Semiconductor, Inc.
Alexander Grafc3468482014-04-11 17:09:45 +02004 */
5
6/*
7 * Corenet DS style board configuration file
8 */
9#ifndef __QEMU_PPCE500_H
10#define __QEMU_PPCE500_H
11
Alexander Grafc3468482014-04-11 17:09:45 +020012#define CONFIG_SYS_MPC85XX_NO_RESETVEC
13
14#define CONFIG_SYS_RAMBOOT
15
Alexander Grafc3468482014-04-11 17:09:45 +020016#define CONFIG_PCI1 1 /* PCI controller 1 */
17#define CONFIG_FSL_PCI_INIT /* Use common FSL init code */
18#define CONFIG_SYS_PCI_64BIT /* enable 64-bit PCI resources */
19
Alexander Grafc3468482014-04-11 17:09:45 +020020#define CONFIG_ENABLE_36BIT_PHYS
21
Alexander Grafc3468482014-04-11 17:09:45 +020022/* Needed to fill the ccsrbar pointer */
Alexander Grafc3468482014-04-11 17:09:45 +020023
24/* Virtual address to CCSRBAR */
25#define CONFIG_SYS_CCSRBAR 0xe0000000
26/* Physical address should be a function call */
27#ifndef __ASSEMBLY__
28extern unsigned long long get_phys_ccsrbar_addr_early(void);
Alexander Graf6a2aa502015-03-07 02:10:09 +010029#define CONFIG_SYS_CCSRBAR_PHYS_HIGH (get_phys_ccsrbar_addr_early() >> 32)
30#define CONFIG_SYS_CCSRBAR_PHYS_LOW get_phys_ccsrbar_addr_early()
31#else
32#define CONFIG_SYS_CCSRBAR_PHYS_HIGH 0x0
33#define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
Alexander Grafc3468482014-04-11 17:09:45 +020034#endif
Alexander Graf6a2aa502015-03-07 02:10:09 +010035
Alexander Grafc3468482014-04-11 17:09:45 +020036/* Virtual address range for PCI region maps */
37#define CONFIG_SYS_PCI_MAP_START 0x80000000
38#define CONFIG_SYS_PCI_MAP_END 0xe8000000
39
40/* Virtual address to a temporary map if we need it (max 128MB) */
41#define CONFIG_SYS_TMPVIRT 0xe8000000
42
43/*
44 * DDR Setup
45 */
46#define CONFIG_VERY_BIG_RAM
47#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
48#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
49
50#define CONFIG_CHIP_SELECTS_PER_CTRL 0
51
52#define CONFIG_SYS_CLK_FREQ 33000000
53
Alexander Grafc3468482014-04-11 17:09:45 +020054#define CONFIG_SYS_BOOT_BLOCK 0x00000000 /* boot TLB */
55
56#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
57
Alexander Grafc3468482014-04-11 17:09:45 +020058#define CONFIG_HWCONFIG
59
60#define CONFIG_SYS_INIT_RAM_ADDR 0x00100000
61#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0x0
62#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW 0x00100000
63/* The assembler doesn't like typecast */
64#define CONFIG_SYS_INIT_RAM_ADDR_PHYS \
65 ((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | \
66 CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW)
67#define CONFIG_SYS_INIT_RAM_SIZE 0x00004000
68
69#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
70 GENERATED_GBL_DATA_SIZE)
71#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
72
73#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
74#define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024)
75
Alexander Grafc3468482014-04-11 17:09:45 +020076#define CONFIG_SYS_NS16550_SERIAL
77#define CONFIG_SYS_NS16550_REG_SIZE 1
78#define CONFIG_SYS_NS16550_CLK (get_bus_freq(0))
79
80#define CONFIG_SYS_BAUDRATE_TABLE \
81 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
82
83#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
84#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
85
Alexander Grafc3468482014-04-11 17:09:45 +020086/*
87 * General PCI
88 * Memory space is mapped 1-1, but I/O space must start from 0.
89 */
90
91#ifdef CONFIG_PCI
92#define CONFIG_PCI_INDIRECT_BRIDGE
Alexander Grafc3468482014-04-11 17:09:45 +020093
94#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
Alexander Grafc3468482014-04-11 17:09:45 +020095#endif /* CONFIG_PCI */
96
97#define CONFIG_LBA48
Alexander Grafc3468482014-04-11 17:09:45 +020098
99/*
100 * Environment
101 */
Alexander Grafc3468482014-04-11 17:09:45 +0200102
103#define CONFIG_LOADS_ECHO /* echo on for serial download */
104
Alexander Grafc3468482014-04-11 17:09:45 +0200105/*
Alexander Grafc3468482014-04-11 17:09:45 +0200106 * Miscellaneous configurable options
107 */
Alexander Grafc3468482014-04-11 17:09:45 +0200108#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
Alexander Grafc3468482014-04-11 17:09:45 +0200109
110/*
111 * For booting Linux, the board info and command line data
112 * have to be in the first 64 MB of memory, since this is
113 * the maximum mapped by the Linux kernel during initialization.
114 */
115#define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial map for Linux*/
116#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
117
118/*
119 * Environment Configuration
120 */
121#define CONFIG_ROOTPATH "/opt/nfsroot"
122#define CONFIG_BOOTFILE "uImage"
123#define CONFIG_UBOOTPATH "u-boot.bin" /* U-Boot image on TFTP server*/
124
125/* default location for tftp and bootm */
126#define CONFIG_LOADADDR 1000000
127
Alexander Grafc3468482014-04-11 17:09:45 +0200128#define CONFIG_BOOTCOMMAND \
129 "test -n \"$qemu_kernel_addr\" && bootm $qemu_kernel_addr - $fdt_addr_r\0"
130
131#endif /* __QEMU_PPCE500_H */