blob: 61c38b17cbf3f02a718f4275e252eb57b9018d94 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Hou Zhiqiangdae02772016-06-28 20:18:16 +08002/*
3 * Copyright 2016 NXP Semiconductor, Inc.
Hou Zhiqiangdae02772016-06-28 20:18:16 +08004 */
5
6#include <common.h>
Simon Glass274e0b02020-05-10 11:39:56 -06007#include <asm/cache.h>
Hou Zhiqiangdae02772016-06-28 20:18:16 +08008#include <asm/psci.h>
macro.wave.z@gmail.com05725ed2016-12-08 11:58:25 +08009#include <asm/system.h>
Hou Zhiqiangdae02772016-06-28 20:18:16 +080010#include <asm/armv8/sec_firmware.h>
Hou Zhiqiangdae02772016-06-28 20:18:16 +080011
Michael Walle16fd24c2020-11-18 17:45:54 +010012#if CONFIG_IS_ENABLED(ARMV8_SEC_FIRMWARE_SUPPORT)
Hou Zhiqiangdae02772016-06-28 20:18:16 +080013int psci_update_dt(void *fdt)
14{
Hou Zhiqiangdae02772016-06-28 20:18:16 +080015 /*
16 * If the PSCI in SEC Firmware didn't work, avoid to update the
17 * device node of PSCI. But still return 0 instead of an error
18 * number to support detecting PSCI dynamically and then switching
19 * the SMP boot method between PSCI and spin-table.
20 */
Yuantian Tangaec3b142017-04-19 13:27:39 +080021 if (sec_firmware_support_psci_version() == PSCI_INVALID_VER)
Hou Zhiqiangdae02772016-06-28 20:18:16 +080022 return 0;
Hou Zhiqiangdae02772016-06-28 20:18:16 +080023 fdt_psci(fdt);
macro.wave.z@gmail.com05725ed2016-12-08 11:58:25 +080024
25#if defined(CONFIG_ARMV8_PSCI) && !defined(CONFIG_ARMV8_SECURE_BASE)
26 /* secure code lives in RAM, keep it alive */
27 fdt_add_mem_rsv(fdt, (unsigned long)__secure_start,
28 __secure_end - __secure_start);
29#endif
30
Hou Zhiqiangdae02772016-06-28 20:18:16 +080031 return 0;
32}
Yuantian Tangaec3b142017-04-19 13:27:39 +080033#endif