blob: 0518a6a4b0ef3ee06f15f6ffb75203f17db68c99 [file] [log] [blame]
Prafulla Wadaskarc0c7a112010-10-12 16:31:40 +05301/*
2 * (C) Copyright 2010
3 * Marvell Semiconductor <www.marvell.com>
4 * Written-by: Prafulla Wadaskar <prafulla@marvell.com>, Contributor: Mahavir Jain <mjain@marvell.com>
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
22 * MA 02110-1301 USA
23 */
24
25#ifndef _ARMADA100CPU_H
26#define _ARMADA100CPU_H
27
28#include <asm/io.h>
29#include <asm/system.h>
30
31/*
32 * CPU Interface Registers
33 * Refer Datasheet Appendix A.2
34 */
35struct armd1cpu_registers {
36 u32 chip_id; /* Chip Id Reg */
37 u32 pad;
38 u32 cpu_conf; /* CPU Conf Reg */
39 u32 pad1;
40 u32 cpu_sram_spd; /* CPU SRAM Speed Reg */
41 u32 pad2;
42 u32 cpu_l2c_spd; /* CPU L2cache Speed Conf */
43 u32 mcb_conf; /* MCB Conf Reg */
44 u32 sys_boot_ctl; /* Sytem Boot Control */
45};
46
47/*
48 * Functions
49 */
50u32 armd1_sdram_base(int);
51u32 armd1_sdram_size(int);
52
53#endif /* _ARMADA100CPU_H */