Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 35c392c45596e1209a00b984a08a4b5b2a50ea51 / . / configs / socfpga_stratix10_atf_defconfig
blob: 7b522cac2cbe8b65de28f26b2f57ba1053549d2e [file] [log] [blame]
Chee Hong Angc2817172020-12-24 18:21:13 +0800[diff] [blame]1CONFIG_ARM=y
Chee Hong Angc2817172020-12-24 18:21:13 +0800[diff] [blame]2CONFIG_SPL_LDSCRIPT="arch/arm/mach-socfpga/u-boot-spl-soc64.lds"
3CONFIG_ARCH_SOCFPGA=y
4CONFIG_SYS_TEXT_BASE=0x200000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]5CONFIG_SYS_MALLOC_LEN=0x500000
Chee Hong Angc2817172020-12-24 18:21:13 +0800[diff] [blame]6CONFIG_SYS_MALLOC_F_LEN=0x2000
Tom Rinib2e0b322021-01-29 13:56:04 -0500[diff] [blame]7CONFIG_NR_DRAM_BANKS=2
Chee Hong Angc2817172020-12-24 18:21:13 +0800[diff] [blame]8CONFIG_ENV_SIZE=0x1000
9CONFIG_ENV_OFFSET=0x200
10CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]11CONFIG_DEFAULT_DEVICE_TREE="socfpga_stratix10_socdk"
Tom Rinib2e0b322021-01-29 13:56:04 -0500[diff] [blame]12CONFIG_SPL_TEXT_BASE=0xFFE00000
Chee Hong Angc2817172020-12-24 18:21:13 +0800[diff] [blame]13CONFIG_TARGET_SOCFPGA_STRATIX10_SOCDK=y
14CONFIG_IDENT_STRING="socfpga_stratix10"
15CONFIG_SPL_FS_FAT=y
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]16CONFIG_SYS_LOAD_ADDR=0x02000000
Chee Hong Angc2817172020-12-24 18:21:13 +0800[diff] [blame]17CONFIG_FIT=y
Siew Chin Limb130efa2021-03-24 23:56:37 +0800[diff] [blame]18CONFIG_SPL_FIT_SIGNATURE=y
Chee Hong Angc2817172020-12-24 18:21:13 +0800[diff] [blame]19CONFIG_SPL_LOAD_FIT=y
20CONFIG_SPL_LOAD_FIT_ADDRESS=0x02000000
21# CONFIG_USE_SPL_FIT_GENERATOR is not set
22CONFIG_BOOTDELAY=5
23CONFIG_USE_BOOTARGS=y
24CONFIG_BOOTARGS="earlycon"
Siew Chin Lim14b8a482021-03-01 20:04:14 +0800[diff] [blame]25CONFIG_USE_BOOTCOMMAND=y
Siew Chin Lim0fc23772021-08-10 11:26:26 +0800[diff] [blame]26CONFIG_BOOTCOMMAND="run fatscript; run mmcfitload; run mmcfitboot"
Simon Glassefc12232021-07-14 17:05:32 -0500[diff] [blame]27CONFIG_SPL_CRC32=y
Chee Hong Angc2817172020-12-24 18:21:13 +0800[diff] [blame]28CONFIG_SPL_SPI_LOAD=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]29CONFIG_SYS_SPI_U_BOOT_OFFS=0x02000000
Chee Hong Angc2817172020-12-24 18:21:13 +0800[diff] [blame]30CONFIG_SPL_ATF=y
31CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y
32CONFIG_HUSH_PARSER=y
33CONFIG_SYS_PROMPT="SOCFPGA_STRATIX10 # "
34CONFIG_CMD_MEMTEST=y
35# CONFIG_CMD_FLASH is not set
36CONFIG_CMD_GPIO=y
37CONFIG_CMD_I2C=y
38CONFIG_CMD_MMC=y
39CONFIG_CMD_SPI=y
40CONFIG_CMD_USB=y
41CONFIG_CMD_DHCP=y
42CONFIG_CMD_MII=y
43CONFIG_CMD_PING=y
44CONFIG_CMD_CACHE=y
45CONFIG_CMD_EXT4=y
46CONFIG_CMD_FAT=y
47CONFIG_CMD_FS_GENERIC=y
Chee Hong Angc2817172020-12-24 18:21:13 +0800[diff] [blame]48CONFIG_ENV_IS_IN_MMC=y
49CONFIG_SYS_RELOC_GD_ENV_ADDR=y
50CONFIG_NET_RANDOM_ETHADDR=y
51CONFIG_SPL_DM_SEQ_ALIAS=y
52CONFIG_SPL_ALTERA_SDRAM=y
Chee Hong Angc2817172020-12-24 18:21:13 +0800[diff] [blame]53CONFIG_DWAPB_GPIO=y
54CONFIG_DM_I2C=y
55CONFIG_SYS_I2C_DW=y
Chee Hong Angc2817172020-12-24 18:21:13 +0800[diff] [blame]56CONFIG_MMC_DW=y
57CONFIG_MTD=y
58CONFIG_SF_DEFAULT_MODE=0x2003
59CONFIG_SPI_FLASH_SPANSION=y
60CONFIG_SPI_FLASH_STMICRO=y
61CONFIG_PHY_MICREL=y
62CONFIG_PHY_MICREL_KSZ90X1=y
63CONFIG_DM_ETH=y
64CONFIG_ETH_DESIGNWARE=y
65CONFIG_MII=y
66CONFIG_DM_RESET=y
67CONFIG_SPI=y
68CONFIG_CADENCE_QSPI=y
69CONFIG_DESIGNWARE_SPI=y
70CONFIG_USB=y
Chee Hong Angc2817172020-12-24 18:21:13 +0800[diff] [blame]71CONFIG_USB_DWC2=y
72CONFIG_USB_STORAGE=y
73CONFIG_DESIGNWARE_WATCHDOG=y
74CONFIG_WDT=y
75# CONFIG_SPL_USE_TINY_PRINTF is not set
76CONFIG_PANIC_HANG=y