blob: 908d545070fd11d394fb222df92cb6922ca6daa7 [file] [log] [blame]
Daniel Hellstroma2d96db2008-03-26 23:26:48 +01001/* Configuration header file for Gaisler GR-XC3S-1500
2 * spartan board.
3 *
4 * (C) Copyright 2003-2005
5 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
6 *
7 * (C) Copyright 2007
8 * Daniel Hellstrom, Gaisler Research, daniel@gaisler.com.
9 *
Wolfgang Denkbd8ec7e2013-10-07 13:07:26 +020010 * SPDX-License-Identifier: GPL-2.0+
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010011 */
12
13#ifndef __CONFIG_H__
14#define __CONFIG_H__
15
Francois Retief703d0242015-10-28 16:49:02 +020016#define CONFIG_DISPLAY_BOARDINFO
Francois Retiefb131cc52015-10-29 00:02:48 +020017
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010018/*
19 * High Level Configuration Options
20 * (easy to change)
21 */
22
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010023#define CONFIG_GRXC3S1500 1 /* ... on GR-XC3S-1500 board */
24
25/* CPU / AMBA BUS configuration */
Wolfgang Denka1be4762008-05-20 16:00:29 +020026#define CONFIG_SYS_CLK_FREQ 40000000 /* 40MHz */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010027
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010028/*
29 * Serial console configuration
30 */
31#define CONFIG_BAUDRATE 38400 /* ... at 38400 bps */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020032#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010033
34/* Partitions */
35#define CONFIG_DOS_PARTITION
36#define CONFIG_MAC_PARTITION
37#define CONFIG_ISO_PARTITION
38
39/*
40 * Supported commands
41 */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010042#define CONFIG_CMD_REGINFO
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010043#define CONFIG_CMD_DIAG
44#define CONFIG_CMD_IRQ
45
46/*
47 * Autobooting
48 */
49#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
50
51#define CONFIG_PREBOOT "echo;" \
52 "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
53 "echo"
54
55#undef CONFIG_BOOTARGS
56
57#define CONFIG_EXTRA_ENV_SETTINGS \
58 "netdev=eth0\0" \
59 "nfsargs=setenv bootargs console=ttyS0,38400 root=/dev/nfs rw " \
60 "nfsroot=${serverip}:${rootpath}\0" \
61 "ramargs=setenv bootargs console=ttyS0,${baudrate} root=/dev/ram rw\0" \
62 "addip=setenv bootargs ${bootargs} " \
63 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
64 ":${hostname}:${netdev}:off panic=1\0" \
65 "flash_nfs=run nfsargs addip;" \
66 "bootm ${kernel_addr}\0" \
67 "flash_self=run ramargs addip;" \
68 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
69 "net_nfs=tftp 40000000 ${bootfile};run nfsargs addip;bootm\0" \
70 "scratch=40200000\0" \
Mike Frysingerc3c6bf12011-10-12 19:47:51 +000071 "getkernel=tftpboot $(scratch) $(bootfile)\0" \
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010072 "bootargs=console=ttyS0,38400 root=/dev/nfs rw nfsroot=192.168.0.20:/export/rootfs ip=192.168.0.206:192.168.0.20:192.168.0.1:255.255.255.0:grxc3s1500_daniel:eth0\0" \
73 ""
74
75#define CONFIG_NETMASK 255.255.255.0
76#define CONFIG_GATEWAYIP 192.168.0.1
77#define CONFIG_SERVERIP 192.168.0.20
78#define CONFIG_IPADDR 192.168.0.206
Joe Hershberger257ff782011-10-13 13:03:47 +000079#define CONFIG_ROOTPATH "/export/rootfs"
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010080#define CONFIG_HOSTNAME grxc3s1500
Joe Hershbergere4da2482011-10-13 13:03:48 +000081#define CONFIG_BOOTFILE "/uImage"
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010082
83#define CONFIG_BOOTCOMMAND "run flash_self"
84
85/* Memory MAP
86 *
87 * Flash:
88 * |--------------------------------|
89 * | 0x00000000 Text & Data & BSS | *
90 * | for Monitor | *
91 * | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~| *
92 * | UNUSED / Growth | * 256kb
93 * |--------------------------------|
94 * | 0x00050000 Base custom area | *
95 * | kernel / FS | *
96 * | | * Rest of Flash
97 * |~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~|
98 * | END-0x00008000 Environment | * 32kb
99 * |--------------------------------|
100 *
101 *
102 *
103 * Main Memory:
104 * |--------------------------------|
105 * | UNUSED / scratch area |
106 * | |
107 * | |
108 * | |
109 * | |
110 * |--------------------------------|
111 * | Monitor .Text / .DATA / .BSS | * 256kb
112 * | Relocated! | *
113 * |--------------------------------|
114 * | Monitor Malloc | * 128kb (contains relocated environment)
115 * |--------------------------------|
116 * | Monitor/kernel STACK | * 64kb
117 * |--------------------------------|
118 * | Page Table for MMU systems | * 2k
119 * |--------------------------------|
120 * | PROM Code accessed from Linux | * 6kb-128b
121 * |--------------------------------|
122 * | Global data (avail from kernel)| * 128b
123 * |--------------------------------|
124 *
125 */
126
127/*
128 * Flash configuration (8,16 or 32 MB)
129 * TEXT base always at 0xFFF00000
130 * ENV_ADDR always at 0xFFF40000
131 * FLASH_BASE at 0xFC000000 for 64 MB
132 * 0xFE000000 for 32 MB
133 * 0xFF000000 for 16 MB
134 * 0xFF800000 for 8 MB
135 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200136/*#define CONFIG_SYS_NO_FLASH 1*/
137#define CONFIG_SYS_FLASH_BASE 0x00000000
138#define CONFIG_SYS_FLASH_SIZE 0x00800000
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100139
140#define PHYS_FLASH_SECT_SIZE 0x00020000 /* 128 KB sectors */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200141#define CONFIG_SYS_MAX_FLASH_SECT 64 /* max num of sects on one chip */
142#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100143
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200144#define CONFIG_SYS_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
145#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
146#define CONFIG_SYS_FLASH_LOCK_TOUT 5 /* Timeout for Flash Set Lock Bit (in ms) */
147#define CONFIG_SYS_FLASH_UNLOCK_TOUT 10000 /* Timeout for Flash Clear Lock Bits (in ms) */
148#define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100149
150/*** CFI CONFIG ***/
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200151#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT
Jean-Christophe PLAGNIOL-VILLARD8d94c232008-08-13 01:40:42 +0200152#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200153#define CONFIG_SYS_FLASH_CFI
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100154/* Bypass cache when reading regs from flash memory */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200155#define CONFIG_SYS_FLASH_CFI_BYPASS_READ
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100156/* Buffered writes (32byte/go) instead of single accesses */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200157#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100158
159/*
160 * Environment settings
161 */
Jean-Christophe PLAGNIOL-VILLARD68a87562008-09-10 22:48:00 +0200162/*#define CONFIG_ENV_IS_NOWHERE 1*/
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +0200163#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200164/* CONFIG_ENV_ADDR need to be at sector boundary */
165#define CONFIG_ENV_SIZE 0x8000
166#define CONFIG_ENV_SECT_SIZE 0x20000
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200167#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE+CONFIG_SYS_FLASH_SIZE-CONFIG_ENV_SECT_SIZE)
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100168#define CONFIG_ENV_OVERWRITE 1
169
170/*
171 * Memory map
172 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200173#define CONFIG_SYS_SDRAM_BASE 0x40000000
174#define CONFIG_SYS_SDRAM_SIZE 0x4000000
175#define CONFIG_SYS_SDRAM_END (CONFIG_SYS_SDRAM_BASE+CONFIG_SYS_SDRAM_SIZE)
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100176
177/* no SRAM available */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200178#undef CONFIG_SYS_SRAM_BASE
179#undef CONFIG_SYS_SRAM_SIZE
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100180
181/* Always Run U-Boot from SDRAM */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200182#define CONFIG_SYS_RAM_BASE CONFIG_SYS_SDRAM_BASE
183#define CONFIG_SYS_RAM_SIZE CONFIG_SYS_SDRAM_SIZE
184#define CONFIG_SYS_RAM_END CONFIG_SYS_SDRAM_END
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100185
Wolfgang Denk0191e472010-10-26 14:34:52 +0200186#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_RAM_END - GENERATED_GBL_DATA_SIZE)
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100187
Wolfgang Denk0191e472010-10-26 14:34:52 +0200188#define CONFIG_SYS_PROM_SIZE (8192-GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200189#define CONFIG_SYS_PROM_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET-CONFIG_SYS_PROM_SIZE)
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100190
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200191#define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_PROM_OFFSET-32)
192#define CONFIG_SYS_STACK_SIZE (0x10000-32)
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100193
Wolfgang Denk0708bc62010-10-07 21:51:12 +0200194#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200195#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
196# define CONFIG_SYS_RAMBOOT 1
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100197#endif
198
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200199#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
200#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
201#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100202
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200203#define CONFIG_SYS_MALLOC_END (CONFIG_SYS_INIT_SP_OFFSET-CONFIG_SYS_STACK_SIZE)
204#define CONFIG_SYS_MALLOC_BASE (CONFIG_SYS_MALLOC_END-CONFIG_SYS_MALLOC_LEN)
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100205
206/* relocated monitor area */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200207#define CONFIG_SYS_RELOC_MONITOR_MAX_END CONFIG_SYS_MALLOC_BASE
208#define CONFIG_SYS_RELOC_MONITOR_BASE (CONFIG_SYS_RELOC_MONITOR_MAX_END-CONFIG_SYS_MONITOR_LEN)
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100209
210/* make un relocated address from relocated address */
Wolfgang Denk0708bc62010-10-07 21:51:12 +0200211#define UN_RELOC(address) (address-(CONFIG_SYS_RELOC_MONITOR_BASE-CONFIG_SYS_TEXT_BASE))
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100212
213/*
214 * Ethernet configuration
215 */
216#define CONFIG_GRETH 1
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100217
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100218#define CONFIG_PHY_ADDR 0x00
219
220/*
221 * Miscellaneous configurable options
222 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200223#define CONFIG_SYS_LONGHELP /* undef to save memory */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100224#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200225#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100226#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200227#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100228#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200229#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
230#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
231#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100232
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200233#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
234#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100235
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200236#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100237
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100238/*
239 * Various low-level settings
240 */
241
242/*-----------------------------------------------------------------------
243 * USB stuff
244 *-----------------------------------------------------------------------
245 */
246#define CONFIG_USB_CLOCK 0x0001BBBB
247#define CONFIG_USB_CONFIG 0x00005000
248
249/***** Gaisler GRLIB IP-Cores Config ********/
250
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200251#define CONFIG_SYS_GRLIB_SDRAM 0
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100252
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100253/* No SDRAM Configuration */
254#undef CONFIG_SYS_GRLIB_GAISLER_SDCTRL1
255
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100256/* See, GRLIB Docs (grip.pdf) on how to set up
257 * These the memory controller registers.
258 */
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100259#define CONFIG_SYS_GRLIB_ESA_MCTRL1
260#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG1 (0x000000ff | (1<<11))
261#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG2 0x82206000
262#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG3 0x00136000
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100263
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100264/* GRLIB FT-MCTRL configuration */
265#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1
266#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG1 (0x000000ff | (1<<11))
267#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG2 0x82206000
268#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG3 0x00136000
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100269
270/* no DDR controller */
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100271#undef CONFIG_SYS_GRLIB_GAISLER_DDRSPA1
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100272
273/* no DDR2 Controller */
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100274#undef CONFIG_SYS_GRLIB_GAISLER_DDR2SPA1
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100275
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100276/* Identification string */
Francois Retief703d0242015-10-28 16:49:02 +0200277#define CONFIG_IDENT_STRING " Gaisler LEON3 GR-XC3S-1500"
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100278
279/* default kernel command line */
280#define CONFIG_DEFAULT_KERNEL_COMMAND_LINE "console=ttyS0,38400\0\0"
281
282#endif /* __CONFIG_H */